# **3.3V Dual Differential LVPECL to LVTTL Translator**

The NB100ELT23L is a dual differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline 8-lead package and the dual gate design of the ELT23L makes it ideal for applications which require the translation of a clock and a data signal.


The ELT23L is available in only the ECL 100K standard. Since there are no LVPECL outputs or an external  $V_{BB}$  reference, the ELT23L does not require both ECL standard versions. The LVPECL inputs are differential. Therefore, the NB100ELT23L can accept any standard differential LVPECL input referenced from a V<sub>CC</sub> of +3.3 V.


- 2.1 ns Typical Propagation Delay
- Maximum Operating Frequency > 275 MHz
- 24 mA LVTTL Outputs
- Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V with GND = 0 V
- Open Input Default State
- Q Output Will Default LOW with Inputs Open or at GND



## **ON Semiconductor®**

http://onsemi.com






Y = Year

W = Work Week

\*For additional information, see Application Note AND8002/D

#### **ORDERING INFORMATION**

Device	Package	Shipping
NB100ELT23LD	SO–8	98 Units/Rail
NB100ELT23LDR2	SO–8	2500 Tape & Reel
NB100ELT23LDT	TSSOP-8	100 Units/Rail
NB100ELT23LDTR2	TSSOP-8	2500 Tape & Reel



### PIN DESCRIPTION

PIN	FUNCTION
Q0, Q1	LVTTL Outputs
D0**, D1** D0**, D1**	Differential LVPECL Inputs
V <sub>CC</sub>	Positive Supply
GND	Ground

\*\* Pins will default to  $V_{CC}/2$  when left open.



Characterist	ics	Value
Internal Input Pulldown Resistor	75 kΩ	
Internal Input Pullup Resistor	37.5 kΩ	
ESD Protection	> 1.2 kV > 150 V > 2 kV	
Moisture Sensitivity, Indefinite Time O	ut of Drypack (Note 1)	Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 1.25 in
Transistor Count		91 Devices
Meets or exceeds JEDEC Spec EIA/J	ESD78 IC Latchup Test	

#### ATTRIBUTES

1. For additional information, see Application Note AND8003/D.

#### MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	Power Supply	GND = 0 V		3.8	V
VI	Input Voltage	GND = 0 V	$V_{I}\!\leq\!V_{CC}$	3.8	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
ТА	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	8 SOIC 8 SOIC	190 130	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	std bd	8 SOIC	41 to 44	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	8 TSSOP 8 TSSOP	185 140	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	std bd	8 TSSOP	41 to 44	°C/W
T <sub>sol</sub>	Wave Solder	<2 to 3 sec @ 248°C		265	°C

2. Maximum Ratings are those values beyond which device damage may occur.

#### PECL DC CHARACTERISTICS V<sub>CC</sub> = 3.3 V, GND = 0 V (Note 3)

		-40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CCH</sub>	Power Supply Current (Outputs set to HIGH)	10	14	20	10	15	20	10	15	20	mA
I <sub>CCL</sub>	Power Supply Current (Outputs set to LOW)	15	19	25	15	19	25	15	20	25	mA
V <sub>IH</sub>	Input HIGH Voltage	2075		2420	2075		2420	2075		2420	mV
V <sub>IL</sub>	Input LOW Voltage	1355		1675	1355		1675	1355		1675	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 4)	2.0		3.3	2.0		3.3	2.0		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current			0.5			0.5			0.5	μΑ

NOTE: Circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

3. All values vary 1:1 with  $V_{CC}$ .

4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

#### TTL DC CHARACTERISTICS V<sub>CC</sub> = 3.3 V, GND = 0.0 V, T<sub>A</sub> = $-40^{\circ}$ C to $85^{\circ}$ C

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage (Note 5)	I <sub>OH</sub> = -3.0 mA	2.4			V
V <sub>OL</sub>	Output LOW Voltage (Note 5)	I <sub>OL</sub> = 24 mA			0.5	V
I <sub>OS</sub>	Output Short Circuit Current		-180		-50	mA

NOTE: Circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

5. All loading with 500  $\Omega$  to GND.

#### AC CHARACTERISTICS V<sub>CC</sub> = $3.3 \text{ V} \pm 5\%$ , GND = 0.0 V (Note 6)

			–40°C		25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency	160			160			160			MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	$\begin{array}{ll} \mbox{Propagation Delay to} & \mbox{C}_{L} = 20 \ \mbox{pF} \\ \mbox{Output Differential (Note 7)} \end{array}$	1.5	2.1	2.75	1.5	2.1	2.75	1.5	2.1	2.75	ns
t <sub>SK+ +</sub> t <sub>SK</sub> t <sub>SKPP</sub>	Output-to-Output Skew++ Output-to-Output Skew Part-to-Part Skew (Note 8)			60 25 500			60 25 500			60 25 500	ps
<b>t</b> JITTER	Cycle-to-Cycle Jitter		0.2	< 1		0.2	< 1		0.2	< 1	ps
V <sub>PP</sub>	Input Voltage Swing (Differential)	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times $C_L = 20 \text{ pF}$ $(1.0 \text{ V} - 2.0 \text{ V})$ Q	500 300		1300 1000	500 300		1300 1000	500 300		1300 1000	ps

6. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 500  $\Omega$  to GND, C<sub>L</sub> = 20 pF.

7. Reference (V<sub>CC</sub> = 3.3 V  $\pm$  5%; GND = 0 V)

8. Skews are measured between outputs under identical conditions.





Figure 2. TTL Output Loading Used for Device Evaluation

AN1404	-	ECLinPS Circuit Performance at Non–Standard VIH Levels				
AN1405	-	ECL Clock Distribution Techniques				
AN1406	-	Designing with PECL (ECL at +5.0 V)				
AN1503	-	ECLinPS I/O SPICE Modeling Kit				
AN1504	-	Metastability and the ECLinPS Family				
AN1560	-	Low Voltage ECLinPS SPICE Modeling Kit				
AN1568	-	Interfacing Between LVDS and ECL				
AN1596	-	ECLinPS Lite Translator ELT Family SPICE I/O Model Kit				
AN1650	-	Using Wire–OR Ties in ECLinPS Designs				
AN1672	-	The ECL Translator Guide				
AND8001	-	Odd Number Counters Design				
AND8002	-	Marking and Date Codes				
AND8020	-	Termination of ECL Logic Devices				
For an updated list of Application Notes, please see our website at http://onsemi.com.						

## **Resource Reference of Application Notes**


#### PACKAGE DIMENSIONS



	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	C 1.35 1.75 0.053			0.069		
D	0.33	0.51	0.020			
G	1.27	7 BSC	0.050 BSC			
н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

### PACKAGE DIMENSIONS

**TSSOP-8 DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A** 



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  - PER SIDE. TERMINAL NUMBERS ARE SHOWN FOR
  - 5.
- TERMINAL NOMBERS ARE SHOWN FOR REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	2.90	3.10	0.114	0.122	
В	2.90	3.10	0.114	0.122	
C	0.80	1.10	0.031	0.043	
D	0.05	0.15	0.002	0.006	
F	0.40	0.70	0.016	0.028	
G	0.65	BSC	0.026	BSC	
K	0.25	0.40	0.010	0.016	
L	4.90	BSC	0.193 BSC		
M	0°	6 °	0 °	6°	

**ON Semiconductor** and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death wits such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.