# 2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL\* Outputs

# \*Reduced Swing ECL

The SG11 is a Silicon Germanium 1–to–2 differential fanout buffer, optimized for low skew and ultra–low JITTER.

Inputs incorporate internal 50  $\Omega$  termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), CML, or LVDS. Outputs are RSECL (Reduced Swing ECL), 400 mV.

- Maximum Input Clock Frequency > 12 GHz Typical
- 30 ps Typical Rise and Fall Times
- 125 ps Typical Propagation Delay
- RSPECL Output with Operating Range: V<sub>CC</sub> = 2.375 V to 3.465 V with V<sub>EE</sub> = 0 V
- RSNECL Output with RSNECL or NECL Inputs with Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -2.375 V to -3.465 V
- RSECL Output Level (400 mV Peak-to-Peak Output), Differential Output Only
- 50  $\Omega$  Internal Input Termination Resistors
- Compatible with Existing 2.5 V/3.3 V LVEP, EP, and LVEL Devices



ON Semiconducto

http://onsemi.com

MARKING DIAGRAM\*



FCBGA-16 BA SUFFIX CASE 489



L = Wafer Lot Y = Year W = Work Week

\*For further details, refer to Application Note AND8002/D

#### ORDERING INFORMATION

Device	Package	Shipping
NBSG11BA	4x4 mm FCBGA-16	100 Units/Tray
NBSG11BAR2	4x4 mm FCBGA-16	500/Tape & Reel

Board	Description					
SG11EVB	NBSG11BA Evaluation Board					




Figure 1. Pinout (Top View)

### **PIN DESCRIPTION**

PIN	FUNCTION
CLK*, CLK**	ECL, TTL, CMOS, CML, LVDS compatible (CLK) inputs
Q0, <del>Q0</del> Q1, <del>Q1</del>	RSECL Data Outputs
VTCLK, VTCLK	50 Ω Internal Input Termination Resistor
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
NC	No Connect

- \* Pin will default low when left open.
- \*\* Pin will default to a slightly higher potential than CLK when both are left open.




Figure 2. Logic Diagram

INTERFACING OPTIONS	CONNECTIONS
CML	Connect VTCLK and $\overline{\text{VTCLK}}$ to $\text{V}_{\text{CC}}$
LVDS	Connect VTCLK and VTCLK together
AC-COUPLED	Bias VTCLK and VTCLK Inputs within (VIHCMR) Common Mode Range
RSECL, PECL, NECL	Standard ECL Termination Techniques

#### **ATTRIBUTES**

Characteristics	Value	
Internal Input Pulldown Resistor (CLK, CLI	75 kΩ	
Internal Input Pullup Resistor (CLK)		36.5 kΩ
ESD Protection	> 2 kV > 100 V	
Moisture Sensitivity (Note 1)		Level 3
Flammability Rating		UL 94 V-0 @ 0.125"
Oxygen Index		28 to 34
Transistor Count	125	
Meets or exceeds JEDEC Spec EIA/JESD	78 IC Latchup Test	

<sup>1.</sup> For additional information, see Application Note AND8003/D.

#### MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	Positive Power Supply	V <sub>EE</sub> = 0 V		3.6	V
V <sub>EE</sub>	Negative Power Supply	V <sub>CC</sub> = 0 V		-3.6	V
V <sub>I</sub>	Positive Input Negative Input	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$ V_I \leq V_{CC} \\ V_I \geq V_{EE} $	3.6 -3.6	V V
l <sub>out</sub>	Output Current	Continuous Surge		25 50	mA mA
TA	Operating Temperature Range			-40 to +70	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction–to–Ambient) (Note 3)	0 LFPM 500 LFPM	16 FCBGA 16 FCBGA	108 86	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	1S2P (Note 3)	16 FCBGA	5	°C/W
T <sub>sol</sub>	Wave Solder	< 15 Seconds		225	°C

Maximum Ratings are those values beyond which device damage may occur.
 JEDEC standard multilayer board – 1S2P (1 signal, 2 power).

#### DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT V<sub>CC</sub> = 2.5 V; V<sub>EE</sub> = 0 V (Note 4)

			-40°C			25°C			70°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	45	60	75	45	60	75	45	60	75	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 5)	1450	1530	1575	1525	1565	1600	1550	1590	1625	mV
$V_{OUTpp}$	Output p-p Voltage	350	410	525	350	410	525	350	410	525	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) (Note 7)	V <sub>CC</sub> - 1435 mV	V <sub>CC</sub> - 1000 mV*	V <sub>CC</sub>	V <sub>CC</sub> - 1435 mV	V <sub>CC</sub> - 1000 mV*	V <sub>CC</sub>	V <sub>CC</sub> - 1435 mV	V <sub>CC</sub> - 1000 mV*	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (Single–Ended) (Note 8)	V <sub>IH</sub> - 2.5 V	V <sub>CC</sub> - 1400 mV*	V <sub>IH</sub> - 150 mV	V <sub>IH</sub> - 2.5 V	V <sub>CC</sub> - 1400 mV*	V <sub>IH</sub> - 150 mV	V <sub>IH</sub> - 2.5 V	V <sub>CC</sub> - 1400 mV*	V <sub>IH</sub> - 150 mV	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 6)	1.2		2.5	1.2		2.5	1.2		2.5	V
R <sub>T</sub>	Internal Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
I <sub>IH</sub>	Input HIGH Current (@ V <sub>IH</sub> , V <sub>IHMAX</sub> )		30	100		30	100		30	100	μА
I <sub>IL</sub>	Input LOW Current (@ V <sub>IL</sub> , V <sub>ILMIN</sub> )		25	100		25	100		25	100	μΑ

NOTE: SiGe circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

- 4. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.125 V to -0.965 V.
- All loading with 50 Ω to V<sub>CC</sub>-2.0 volts. V<sub>OH</sub>/V<sub>OL</sub> measured at V<sub>IH</sub>/V<sub>IL</sub>.
   V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.
- 7. V<sub>IH</sub> cannot exceed V<sub>CC</sub>.
- 8.  $V_{IL}$  always  $\geq V_{EE}$ .

#### DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT V<sub>CC</sub> = 3.3 V; V<sub>EE</sub> = 0 V (Note 9)

			–40°C			25°C			70°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	45	60	75	45	60	75	45	60	75	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 10)	2250	2330	2375	2325	2365	2400	2350	2390	2425	mV
$V_{OUTpp}$	Output p-p Voltage	350	410	525	350	410	525	350	410	525	mV
V <sub>IH</sub>	Input HIGH Voltage (Single–Ended) (Note 12)	V <sub>CC</sub> - 1435 mV	V <sub>CC</sub> - 1000 mV*	V <sub>CC</sub>	V <sub>CC</sub> - 1435 mV	V <sub>CC</sub> - 1000 mV*	V <sub>CC</sub>	V <sub>CC</sub> - 1435 mV	V <sub>CC</sub> - 1000 mV*	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) (Note 13)	V <sub>IH</sub> - 2.5 V	V <sub>CC</sub> - 1400 mV*	V <sub>IH</sub> - 150 mV	V <sub>IH</sub> - 2.5 V	V <sub>CC</sub> - 1400 mV*	V <sub>IH</sub> - 150 mV	V <sub>IH</sub> - 2.5 V	V <sub>CC</sub> - 1400 mV*	V <sub>IH</sub> - 150 mV	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 11)	1.2		3.3	1.2		3.3	1.2		3.3	V
R <sub>T</sub>	Internal Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
I <sub>IH</sub>	Input HIGH Current (@ V <sub>IH</sub> , V <sub>IHMAX</sub> )		30	100		30	100		30	100	μΑ
I <sub>IL</sub>	Input LOW Current (@ V <sub>IL</sub> , V <sub>ILMIN</sub> )		25	100		25	100		25	100	μΑ

NOTE: SiGe Circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

- 12. V<sub>IH</sub> cannot exceed V<sub>CC</sub>.
- 13. V<sub>IL</sub> always ≥ V<sub>EE</sub>.

<sup>\*</sup>Typicals used for testing purposes.

<sup>9.</sup> Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.925 V to -0.165 V. 10. All loading with 50  $\Omega$  to  $V_{CC}$ -2.0 volts.  $V_{OH}/V_{OL}$  measured at  $V_{IH}/V_{IL}$ . 11.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

<sup>\*</sup>Typicals used for testing purposes.

#### DC CHARACTERISTICS, NECL OR RSNECL INPUT WITH NECL OUTPUT V<sub>CC</sub> = 0 V; V<sub>EE</sub> = -3.465 V to -2.375 V (Note 14)

		-40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	45	60	75	45	60	75	45	60	75	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 15)	-1050	-970	-925	-975	-935	-900	-950	-910	-875	mV
V <sub>OUTpp</sub>	Output p-p Voltage	350	410	525	350	410	525	350	410	525	mV
V <sub>IH</sub>	Input HIGH Voltage (Single–Ended) (Note 17)	V <sub>CC</sub> - 1435 mV	V <sub>CC</sub> - 1000 mV*	V <sub>CC</sub>	V <sub>CC</sub> - 1435 mV	V <sub>CC</sub> - 1000 mV*	V <sub>CC</sub>	V <sub>CC</sub> - 1435 mV	V <sub>CC</sub> - 1000 mV*	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) (Note 18)	V <sub>IH</sub> - 2.5 V	V <sub>CC</sub> - 1400 mV*	V <sub>IH</sub> - 150 mV	V <sub>IH</sub> - 2.5 V	V <sub>CC</sub> - 1400 mV*	V <sub>IH</sub> - 150 mV	V <sub>IH</sub> - 2.5 V	V <sub>CC</sub> - 1400 mV*	V <sub>IH</sub> - 150 mV	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 16)	V <sub>EE</sub>	<b>-</b> 1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	<b>-</b> 1.2	0.0	V
I <sub>IH</sub>	Input HIGH Current (@ VIH, VIHMAX)		30	100		30	100		30	100	μΑ
I <sub>IL</sub>	Input LOW Current (@ V <sub>IL</sub> , V <sub>ILMIN</sub> )		25	100		25	100		25	100	μΑ

NOTE: SiGe circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

#### **AC CHARACTERISTICS** $V_{CC} = 0 \text{ V}; V_{EE} = -3.465 \text{ V} \text{ to } -2.375 \text{ V} \text{ or } V_{CC} = 2.375 \text{ V} \text{ to } 3.465 \text{ V}; V_{EE} = 0 \text{ V}$

			–40°C		25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (See Figure 3. F <sub>max</sub> /JITTER) (Note 19)	10.709	> 12		10.709	> 12		10.709	> 12		GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential	90	125	160	90	125	160	90	125	160	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 20) Within–Device Skew (Note 21) Device–to–Device Skew (Note 22)		3 6 25	15 15 50		3 6 25	15 15 50		3 6 25	15 15 50	ps
<sup>t</sup> JITTER	Cycle-to-Cycle Jitter (RMS) (See Figure 3. F <sub>max</sub> /JITTER) (Note 19)		0.5	<1		0.5	<1		0.5	<1	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential) (Note 23)	75		2600	75		2600	75		2600	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times $Q, \overline{Q}$ (20% – 80%)	20	30	55	20	30	55	20	30	55	ps

<sup>19.</sup> Measured using a 500 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub>=2.0 V. For minimum f<sub>max</sub> value of 10.709 GHz, output amplitude is approximately 200 mV (as shown in Figure 3, where output P–P spec is shown as a minimum/guarantee of around 150 mV).

<sup>14.</sup> Input and output parameters vary 1:1 with V<sub>CC</sub>.

<sup>15.</sup> All loading with 50  $\Omega$  to V<sub>CC</sub> –2.0 volts. V<sub>OH</sub>/V<sub>OL</sub> measured at V<sub>IH</sub>/V<sub>IL</sub>.

<sup>16.</sup> V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

<sup>17.</sup> V<sub>IH</sub> cannot exceed V<sub>CC</sub>.

<sup>18.</sup> V<sub>IL</sub> always ≥ V<sub>EE</sub>.

<sup>\*</sup>Typicals used for testing purposes.

<sup>20.</sup> See Figure 4.  $t_{SKEW} = |t_{PLH} - t_{PHL}|$  for a nominal 50% Differential Clock Input Waveform.

<sup>21.</sup> Within-Device skew is defined as identical transitions on similar paths through a device.

<sup>22.</sup> Device—to—device skew for identical transitions at identical  $V_{CC}$  levels.

<sup>23.</sup>  $V_{INpp}$  (MAX) cannot exceed  $V_{CC} - V_{EE}$ .




Figure 3. F<sub>max</sub>/Jitter




Figure 4. AC Reference Measurement





Figure 5. Typical Termination for Output Driver and Device Evaluation (Refer to Application Note AND8020 – Termination of ECL Logic Devices)

#### **PACKAGE DIMENSIONS**

#### FCBGA-16 **BA SUFFIX**

PLASTIC 4X4 (mm) BGA FLIP CHIP PACKAGE CASE 489-01 **ISSUE O** 



- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M, 1994.
  3. DIMENSION 6 IS MEASURED AT THE MAXIMUM
  SOLDER BALL DIAMETER, PARALLEL TO DATUM
- PLANE Z.

  ADATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

  S. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

	MILLIMETERS								
DIM	MIN	MAX							
Α	1.40	MAX							
A1	0.25	0.35							
A2	1.20	REF							
q	0.30	0.50							
D	4.00	BSC							
Е	4.00	BSC							
е	1.00	BSC							
S	0.50	BSC							

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

**Phone**: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.