NanoAmp Solutions, Inc.
1982 Zanker Road, San Jose, CA 95112
ph: 408-573-8878, FAX: 408-573-8877
www.nanoamp.com

N08Q1618C2A

Advance Information

8Mb Ultra-Low Power Asynchronous CMOS SRAM

512Kx16 bit

Overview

The N08Q1618C2A is an integrated memory device containing a 8 Mbit Static Random Access Memory organized as 524,288 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology to provide both high-speed performance and ultra-low power. The base design is the same as NanoAmp's N08L163WC2A, which is processed to operate at higher voltages. The device operates with two chip enable ($\overline{CE1}$ and CE2) controls and output enable ($\overline{OE}$) to allow for easy memory expansion. Byte controls ($\overline{UB}$ and $\overline{LB}$) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The N08Q1618C2A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. Optimized for low core voltage (1.8V) and ability to interface with high voltage I/O levels (3V). The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 512Kb x 16 SRAMs

Features

- **Dual voltage for Optimum Performance:**
  Vccq - 2.3 to 3.6 Volts
  Vcc - 1.65 to 2.2 Volts
- **Very low standby current**
  0.5µA at 1.8V (Typical)
- **Very low operating current**
  1.0mA at 1.8V and 1µs (Typical)
- **Very low Page Mode operating current**
  0.5mA at 1.8V and 1µs (Typical)
- **Simple memory control**
  Dual Chip Enables ($\overline{CE1}$ and CE2)
  Byte control for independent byte operation
  Output Enable ($\overline{OE}$) for memory expansion
- **Low voltage data retention**
  Vcc = 1.2V
- **Very fast output enable access time**
  25ns $\overline{OE}$ access time
- **Very fast Page Mode access time**
  t_{AAP} = 25ns
- **Automatic power down to standby mode**
- **TTL compatible three-state output driver**

Product Family

Part Number	Package Type	Operating Temperature	Power Supply	Speed	Standby Current (I_{SB}), Max	Operating Current (Icc), Max
N08Q1618C2AB	48 - BGA	-40°C to +85°C	2.3V - 3.6V (V_{CCQ}) 1.65V - 2.2V(V_{CC})	70ns @ 1.8V 85ns @ 1.65V	20 µA	3 mA @ 1MHz

Pin Configuration

	1	2	3	4	5	6
A	$\overline{LB}$	$\overline{OE}$	A_0	A_1	A_2	CE2
B	I/O_8	$\overline{UB}$	A_3	A_4	$\overline{CE1}$	I/O_0
C	I/O_9	I/O_{10}	A_5	A_6	I/O_1	I/O_2
D	V_{SS}	I/O_{11}	A_{17}	A_7	I/O_3	V_{CC}
E	V_{CCQ}	I/O_{12}	NC	A_{16}	I/O_4	V_{SS}
F	I/O_{14}	I/O_{13}	A_{14}	A_{15}	I/O_5	I/O_6
G	I/O_{15}	NC	A_{12}	A_{13}	$\overline{WE}$	I/O_7
H	A_{18}	A_8	A_9	A_{10}	A_{11}	NC

48 Pin BGA (top)
8 x 10 mm

Pin Descriptions

Pin Name	Pin Function
A_0-A_{18}	Address Inputs
$\overline{WE}$	Write Enable Input
$\overline{CE1}$, CE2	Chip Enable Input
$\overline{OE}$	Output Enable Input
$\overline{LB}$	Lower Byte Enable Input
$\overline{UB}$	Upper Byte Enable Input
I/O_0-I/O_{15}	Data Inputs/Outputs
V_{CC}	Power
V_{SS}	Ground
V_{CCQ}	Power I/O pins only
NC	Not Connected

Functional Block Diagram



Functional Description

$\overline{CE1}$	CE2	$\overline{WE}$	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	I/O_0 - I/O_{15}[1]	MODE	POWER
H	X	X	X	X	X	High Z	Standby[2]	Standby
X	L	X	X	X	X	High Z	Standby[2]	Standby
X	X	X	X	H	H	High Z	Standby[2]	Standby
L	H	L	X[3]	L[1]	L[1]	Data In	Write[3]	Active -> Standby[4]
L	H	H	L	L[1]	L[1]	Data Out	Read	Active -> Standby[4]
L	H	H	H	L[1]	L[1]	High Z	Active	Standby[4]

1. When $\overline{UB}$ and $\overline{LB}$ are in select mode (low), I/O_0 - I/O_{15} are affected as shown. When $\overline{LB}$ only is in the select mode only I/O_0 - I/O_7 are affected as shown. When $\overline{UB}$ is in the select mode only I/O_8 - I/O_{15} are affected as shown.

2. When the device is in standby mode, control inputs ($\overline{WE}$, $\overline{OE}$, $\overline{UB}$, and $\overline{LB}$), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

3. When $\overline{WE}$ is invoked, the $\overline{OE}$ input is internally disabled and has no effect on the circuit.

4. The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any expernal influence.

Capacitance[1]

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	V_{IN} = 0V, f = 1 MHz, T_A = 25°C		8	pF
I/O Capacitance	$C_{I/O}$	V_{IN} = 0V, f = 1 MHz, T_A = 25°C		8	pF

1. These parameters are verified in device characterization and are not 100% tested

Absolute Maximum Ratings[1]

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	$V_{IN,OUT}$	–0.3 to V_{CC}+0.3	V
Voltage on V_{CC} Supply Relative to V_{SS}	V_{CC}	–0.3 to 3.0	V
Power Dissipation	P_D	500	mW
Storage Temperature	T_{STG}	–40 to 125	°C
Operating Temperature	T_A	-40 to +85	°C
Soldering Temperature and Time	T_{SOLDER}	240°C, 10sec(Lead only)	°C

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

Item	Symbol	Test Conditions	Min.	Typ[1]	Max	Unit
Supply Voltage	V_{CC}		1.65	1.8	2.2	V
Supply Voltage for I/O	V_{CCQ}		2.3	3.0	3.6	V
Data Retention Voltage	V_{DR}	Chip Disabled[3]	1.2			V
Input High Voltage	V_{IH}		0.7V_{CC}		V_{CCQ}+0.3	V
Input Low Voltage	V_{IL}		–0.3		0.3V_{CC}	V
Output High Voltage	V_{OH}	I_{OH} = 0.2mA	V_{CCQ}–0.2			V
Output Low Voltage	V_{OL}	I_{OL} = -0.2mA			0.2	V
Input Leakage Current	I_{LI}	V_{IN} = 0 to V_{CC}			0.5	µA
Output Leakage Current	I_{LO}	$\overline{OE}$ = V_{IH} or Chip Disabled			0.5	µA
Read/Write Operating Supply Current @ 1 µs Cycle Time[2]	I_{CC1}	V_{CC}=2.2 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		1.0	3.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time[2]	I_{CC2}	V_{CC}=2.2 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		10.0	14.0	mA
Page Mode Operating Supply Current @ 70 ns Cycle Time[2]	I_{CC3}	V_{CC}=2.2 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		0.5	3.0	mA
Read/Write Quiescent Operating Supply Current[3]	I_{CC4}	V_{CC}=2.2 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0, f = 0			20	µA
Maximum Standby Current[3]	I_{SB1}	V_{IN} = V_{CC} or 0V Chip Disabled t_A= 85°C, V_{CC} = 2.2 V		0.5	20.0	µA
Maximum Data Retention Current[3]	I_{DR}	Vcc = 1.2V, V_{IN} = V_{CC} or 0 Chip Disabled, t_A= 85°C			10	µA

1. Typical values are measured at Vcc=Vcc Typ., T_A=25°C and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled ($\overline{CE1}$ high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.

Power Savings with Page Mode Operation ($\overline{WE}$ = V_{IH})



Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.

Timing Test Conditions

Item	
Input Pulse Level	$0.1V_{CC}$ to 0.9 V_{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V_{CC}
Output Load	30pF
Operating Temperature	-40 to +85 ^{o}C

Timing

Item	Symbol	1.65 - 2.2 V		1.8 - 2.2 V		Units
		Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	85		70		ns
Address Access Time (Random Access)	t_{AA}		85		70	ns
Address Access Time (Page Mode)	t_{AAP}		30		25	ns
Chip Enable to Valid Output	t_{CO}		85		70	ns
Output Enable to Valid Output	t_{OE}		30		25	ns
Byte Select to Valid Output	t_{LB}, t_{UB}		85		70	ns
Chip Enable to Low-Z output	t_{LZ}	10		10		ns
Output Enable to Low-Z Output	t_{OLZ}	5		5		ns
Byte Select to Low-Z Output	t_{LBZ}, t_{UBZ}	10		10		ns
Chip Disable to High-Z Output	t_{HZ}	0	20	0	20	ns
Output Disable to High-Z Output	t_{OHZ}	0	20	0	20	ns
Byte Select Disable to High-Z Output	t_{LBHZ}, t_{UBHZ}	0	20	0	20	ns
Output Hold from Address Change	t_{OH}	5		5		ns
Write Cycle Time	t_{WC}	85		70		ns
Chip Enable to End of Write	t_{CW}	50		50		ns
Address Valid to End of Write	t_{AW}	50		50		ns
Byte Select to End of Write	t_{LBW}, t_{UBW}	50		50		ns
Write Pulse Width	t_{WP}	40		40		ns
Address Setup Time	t_{AS}	0		0		ns
Write Recovery Time	t_{WR}	0		0		ns
Write to High-Z Output	t_{WHZ}		20		20	ns
Data to Write Time Overlap	t_{DW}	40		40		ns
Data Hold from Write Time	t_{DH}	0		0		ns
End Write to Low-Z Output	t_{OW}	5		5		ns

Timing of Read Cycle ($\overline{CE1}$ = $\overline{OE}$ = V_{IL}, $\overline{WE}$ = CE2 = V_{IH})



Timing Waveform of Read Cycle ($\overline{WE}$=V_{IH})



Timing Waveform of Page Mode Read Cycle ($\overline{WE}$ = V_{IH})



Timing Waveform of Write Cycle ($\overline{WE}$ control)



Timing Waveform of Write Cycle ($\overline{CE1}$ Control)



Ball Grid Array Packag





1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z.

2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

Dimensions (mm)

D	E	e = 0.75				BALL MATRIX TYPE
		SD	SE	J	K	
8±0.10	10±0.10	0.375	0.375	2.125	2.375	FULL

Ordering Information



Note: Add -T&R following the part number for Tape and Reel. Orders will be considered in tray if not noted.

Revision History

Revision	Date	Change Description
01	Jan. 2001	Initial Advance Release
02	Mar. 2001	Deleted TSOP references
03	Mar. 2002	Part number change from EM512D16, modified Overview and Features, added Page Mode Operatin diagram, revised Operating Characteristics table, Package diagram, Functional Description table and Ordering Information diagram