

### NDS9952A


### **Dual N & P-Channel Enhancement Mode Field Effect Transistor**


#### **General Description**

These dual N- and P-channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

#### **Features**

- N-Channel 3.7A, 30V,  $R_{DS(ON)}$ =0.08 $\Omega$  @  $V_{GS}$ =10V. P-Channel -2.9A, -30V,  $R_{DS(ON)}$ =0.13 $\Omega$  @  $V_{GS}$ =-10V.
- High density cell design or extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.
- Dual (N & P-Channel) MOSFET in surface mount package.





# Absolute Maximum Ratings T<sub>A</sub>= 25°C unless otherwise noted

Symbol	Parameter		N-Channel	P-Channel	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	-30	V
V <sub>GSS</sub>	Gate-Source Voltage		± 20	± 20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	± 3.7	± 2.9	А
	- Pulsed		± 15	± 10	
P <sub>D</sub>	Power Dissipation for Dual Operation		2	W	
Power Dissipation for Single Operation	(Note 1a)	1.6			
		(Note 1b)	1		
		(Note 1c)	0.	9	
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range		-55 to	°C	
THERMA	L CHARACTERISTICS				
R <sub>BJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)		7	°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)		40		°C/W

Symbol	Parameter	Conditions		Type	Min	Тур	Max	Units
OFF CHA	RACTERISTICS							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		N-Ch	30			V
		$V_{gs} = 0 \text{ V}, I_{p} = -250 \mu\text{A}$		P-Ch	-30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V		N-Ch			2	μΑ
			T <sub>J</sub> = 55°C				25	μΑ
		$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$	•	P-Ch			-2	μΑ
			T <sub>J</sub> = 55°C				-25	μΑ
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	•	All			100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V		All			-100	nA
ON CHAR	ACTERISTICS (Note 2)					I.	I.	I.
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		N-Ch	1	1.7	2.8	V
			T <sub>J</sub> = 125°C		0.7	1.2	2.2	
		$V_{ps} = V_{gs}, I_p = -250 \mu A$		P-Ch	-1	-1.6	-2.8	
			T <sub>J</sub> = 125°C		-0.85	-1.25	-2.5	
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{gs} = 10 \text{ V}, I_{p} = 1.0 \text{ A}$		N-Ch		0.06	0.08	Ω
			T <sub>J</sub> = 125°C			0.08	0.13	
		$V_{gs} = 4.5 \text{ V}, I_{p} = 0.5 \text{ A}$				0.08	0.11	
			T <sub>J</sub> = 125°C			0.11	0.18	
		$V_{GS} = -10 \text{ V}, I_{D} = -1.0 \text{ A}$	-	P-Ch		0.11	0.13	
			T <sub>J</sub> = 125°C			0.15	0.21	
		$V_{gs} = -4.5 \text{ V}, I_{D} = -0.5 \text{ A}$				0.17	0.2	
			T <sub>J</sub> = 125°C			0.24	0.32	
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V		N-Ch	15			Α
		$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$		P-Ch	-10			
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 15 \text{ V}, I_{D} = 3.7 \text{ A}$		N-Ch		6		S
		$V_{DS} = -15 \text{ V}, I_{D} = -2.9 \text{ A}$		P-Ch		4		
DYNAMIC	CHARACTERISTICS							
C <sub>iss</sub>	Input Capacitance	N-Channel		N-Ch		320		pF
		$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz		P-Ch		350		
C <sub>oss</sub>	Output Capacitance			N-Ch		225		pF
		P-Channel $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$		P-Ch		260		
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1.0  MHz		N-Ch		85		pF
				P-Ch		100		

Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Units	
SWITCHII	NG CHARACTERISTICS (Note 2)	•			•			
t <sub>D(on)</sub>	Turn - On Delay Time	N-Channel	N-Ch		10	15	ns	
		$V_{DD} = 10 \text{ V}, I_{D} = 1 \text{ A},$	P-Ch		9	40		
ţ	Turn - On Rise Time	$V_{GEN} = 10 \text{ V}, R_{GEN} = 6 \Omega$	N-Ch		13	20	ns	
		P-Channel	P-Ch		21	40		
t <sub>D(off)</sub> Turn - Off Delay Time	Turn - Off Delay Time	$V_{DD} = -10 \text{ V}, \ I_{D} = -1 \text{ A},$ $V_{GFN} = -10 \text{ V}, \ R_{GFN} = 6 \Omega$	N-Ch		21	50	ns	
		GEN 10 V, NGEN 012	P-Ch		21	90		
t, Turn - Off Fall Time	Turn - Off Fall Time		N-Ch		5	50	ns	
			P-Ch		8	50		
$Q_g$	Total Gate Charge	N-Channel	N-Ch		9.5	27	nC	
		$V_{DS} = 10 \text{ V},$ $I_{D} = 3.7 \text{ A}, V_{GS} = 10 \text{ V}$	P-Ch		10	25		
$Q_{gs}$	Gate-Source Charge		N-Ch		1.5		nC	
		P-Channel V <sub>DS</sub> = -10 V,	P-Ch		1.6			
$Q_{gd}$	Gate-Drain Charge	$I_{DS} = -10 \text{ V},$ $I_{D} = -2.9 \text{ A}, V_{GS} = -10 \text{ V}$	N-Ch		3.3		nC	
ů.		5	P-Ch		3.4			
DRAIN-S	OURCE DIODE CHARACTERISTIC	CS AND MAXIMUM RATINGS						
I <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current					1.2	Α	
			P-Ch			-1.2		
V <sub>SD</sub>	Drain-Source Diode Forward	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.25 A (Note 2)	N-Ch		8.0	1.3	V	
	Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -1.25 A (Note 2)	P-Ch		-0.8	-1.3		
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>F</sub> = 1.25 A, dI <sub>F</sub> /dt = 100 A/µs	N-Ch			75	ns	
		$V_{GS} = 0 \text{ V}, I_F = -1.25 \text{ A}, dI_F/dt = 100 \text{ A/}\mu\text{s}$	P-Ch			100		


#### Notes:


1.  $R_{g,k}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{g,k}$  is guaranteed by design while  $R_{g,k}$  is determined by the user's board design.


$$P_D(t) = \frac{T_{J^-}T_A}{R_{\theta J} \, \hat{A}^{(t)}} = \frac{T_{J^-}T_A}{R_{\theta J} \, \hat{\sigma}^{\dagger} R_{\theta C} \hat{A}^{\dagger}} = I_D^2(t) \times R_{DS(ON)} \, \hat{\Theta}_{T_J}$$

Typical  $R_{\text{BJA}}$  for single device operation using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 78°C/W when mounted on a 0.5 in² pad of 2oz cpper.
- b. 125°C/W when mounted on a 0.02 in² pad of 2oz cpper.
- c. 135°C/W when mounted on a 0.003 in² pad of 2oz cpper.







Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.

# **Typical Electrical Characteristics: N-Channel**




Figure 1. N-Channel On-Region Characteristics.




Figure 2. N-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. N-Channel On-Resistance Variation with Temperature.




Figure 4. N-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 5. N-Channel Transfer Characteristics.




Figure 6. N-Channel Gate Threshold Variation with Temperature.

# Typical Electrical Characteristics: N-Channel (continued)




Figure 7. N-Channel Breakdown Voltage Variation with Temperature.




Figure 8. N-Channel Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. N-Channel Capacitance Characteristics.




Figure 10. N-Channel Gate Charge Characteristics.




Figure 11. N-Channel Transconductance Variation with Drain Current and Temperature.

# Typical Electrical Characteristics: P-Channel (continued)




Figure 12. P-Channel On-Region Characteristics.




Figure 13. P-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 14. P-Channel On-Resistance Variation with Temperature.




Figure 15. P-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 16. P-Channel Transfer Characteristics.




Figure 17. P-Channel Gate Threshold Variation with Temperature.

# Typical Electrical Characteristics: P-Channel (continued)




Figure 18. P-Channel Breakdown Voltage Variation with Temperature.




Figure 19. P-Channel Body Diode Forward Voltage Variation with Current and Temperature.




Figure 20. P-Channel Capacitance Characteristics.




Figure 21. P-Channel Gate Charge Characteristics.




Figure 22. P-Channel Transconductance Variation with Drain Current and Temperature.

### Typical Thermal Characteristics: N & P-Channel




Figure 23. SO-8 Dual Package Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 25. P-Ch Maximum Steady- State
Drain Current versus Copper Mounting
Pad Area.




Figure 27. P-Channel Maximum Safe Operating Area.




Figure 24. N-Ch Maximum Steady- State
Drain Current versus Copper Mounting
Pad Area.




Figure 26. N-Channel Maximum Safe Operating Area.

# Typical Thermal Characteristics: N & P-Channel




Figure 28. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.




Figure 29. N or P-Channel Switching Test Circuit.

Figure 30. N or P-Channel Switching Waveforms.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

FAST® Quiet Series $^{\text{TM}}$  SuperSOT $^{\text{TM}}$ -3 SuperSOT $^{\text{TM}}$ -6

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.				