# Product Preview

# Power MOSFET 6.0 Amps, 20 Volts

# N-Channel Enhancement Mode Dual SO-8 Package

#### **Features**

- Ultra Low R<sub>DS(on)</sub>
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Dual SO–8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- SO-8 Mounting Information Provided

## **Applications**

- DC–DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, Cellular and Cordless Telephones and PCMCIA Cards

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	V
Drain–to–Gate Voltage ( $R_{GS} = 1.0 \text{ M}\Omega$ )	$V_{DGR}$	20	V
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±12	V
Thermal Resistance – Junction–to–Ambient (Note 1.) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 70°C Pulsed Drain Current (Note 4.)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	62.5 2.0 6.5 5.5 20	°C/W W A A
Thermal Resistance – Junction–to–Ambient (Note 2.) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 70°C Pulsed Drain Current (Note 4.)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	102 1.22 5.07 4.07 16	°C/W W A A
Thermal Resistance – Junction–to–Ambient (Note 3.) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 70°C Pulsed Drain Current (Note 4.)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	172 0.73 3.92 3.14 12	°C/W W A A

- Mounted onto a 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided), t < 10 seconds.</li>
- Mounted onto a 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided), t = steady state.
- 3. Minimum FR-4 or G-10 PCB, t = steady state.
- 4. Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle = 2%.


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



# ON Semiconductor™

http://onsemi.com


# 6.0 AMPERES 20 VOLTS 35 m $\Omega$ @ V<sub>GS</sub> = 4.5 V





SO-8 CASE 751 STYLE 11

# MARKING DIAGRAM & PIN ASSIGNMENT



E6N02 = Device Code L = Assembly Location

Y = Year WW = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping
NTMD6N02R2	SO-8	2500/Tape & Reel

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)

Rating	Symbol	Value	Unit
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J$ = 25°C ( $V_{DD}$ = 20 Vdc, $V_{GS}$ = 5.0 Vdc, Peak $I_L$ = 6.0 Apk, L = 20 mH, $R_G$ = 25 $\Omega$ )	E <sub>AS</sub>	360	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	TL	260	°C

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted) \*

Chara	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				I		
Drain-to-Source Breakdown Voltage ( $V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc}$ ) Temperature Coefficient (Positive)	)	V <sub>(BR)DSS</sub>	20 -	_ 19.2	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = (V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 0 \text{ Vdc}, T_J = 0 \text{ Vdc}, T_J = 0 \text{ Vdc}$		I <sub>DSS</sub>		_ _	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> =	+12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	_	100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> =	-12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	_	-100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \mu Adc)$ Temperature Coefficient (Negative	)	V <sub>GS(th)</sub>	0.6	0.9 -3.0	1.2	Vdc mV/°C
$ \begin{array}{c} \text{Static Drain-to-Source On-State Re} \\ (\text{V}_{GS} = 4.5 \text{ Vdc}, \text{ I}_{D} = 6.0 \text{ Adc}) \\ (\text{V}_{GS} = 4.5 \text{ Vdc}, \text{ I}_{D} = 4.0 \text{ Adc}) \\ (\text{V}_{GS} = 2.7 \text{ Vdc}, \text{ I}_{D} = 2.0 \text{ Adc}) \\ (\text{V}_{GS} = 2.5 \text{ Vdc}, \text{ I}_{D} = 3.0 \text{ Adc}) \end{array} $	esistance	R <sub>DS(on)</sub>	- - - -	0.028 0.028 0.033 0.035	0.035 0.043 0.048 0.049	Ω
Forward Transconductance (V <sub>DS</sub> = 1	2 Vdc, I <sub>D</sub> = 3.0 Adc)	9FS	-	10	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	785	1100	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>oss</sub>	-	260	450	
Reverse Transfer Capacitance	<b>.</b>	C <sub>rss</sub>	-	75	180	
SWITCHING CHARACTERISTICS (N	otes 5. and 6.)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	12	20	ns
Rise Time	$(V_{DD} = 16 \text{ Vdc}, I_D = 6.0 \text{ Adc}, V_{GS} = 4.5 \text{ Vdc},$	t <sub>r</sub>	-	50	90	
Turn-Off Delay Time	$R_G = 6.0 \Omega$ )	t <sub>d(off)</sub>	-	45	75	
Fall Time	,	t <sub>f</sub>	-	80	130	
Turn-On Delay Time		t <sub>d(on)</sub>	_	11	18	ns
Rise Time	$(V_{DD} = 16 \text{ Vdc}, I_D = 4.0 \text{ Adc},$ $V_{GS} = 4.5 \text{ Vdc},$ $R_G = 6.0 \Omega)$	t <sub>r</sub>	-	35	65	1
Turn-Off Delay Time		t <sub>d(off)</sub>	-	45	75	
Fall Time		t <sub>f</sub>	-	60	110	]
Total Gate Charge	(V <sub>DS</sub> = 16 Vdc,	Q <sub>tot</sub>	-	12	20	nC
Gate-Source Charge	V <sub>GS</sub> = 4.5 Vdc,	Q <sub>gs</sub>	_	1.5	-	1

<sup>5.</sup> Indicates Pulse Test: Pulse Width =  $300 \mu s max$ , Duty Cycle = 2%.

Gate-Drain Charge

 $Q_{gd}$ 

4.0

 $I_D = 6.0 \text{ Adc}$ 

<sup>6.</sup> Switching characteristics are independent of operating junction temperature.


<sup>\*</sup> Handling precautions to protect against electrostatic discharge is mandatory.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted) (continued) \*

Cha	racteristic	Symbol	Min	Тур	Max	Unit
BODY-DRAIN DIODE RATINGS (N	ote 7.)					
Diode Forward On-Voltage	$ \begin{aligned} &(I_S = 4.0 \text{ Adc, V}_{GS} = 0 \text{ Vdc}) \\ &(I_S = 6.0 \text{ Adc, V}_{GS} = 0 \text{ Vdc}) \\ &(I_S = 6.0 \text{ Adc, V}_{GS} = 0 \text{ Vdc, T}_J = 125^{\circ}\text{C}) \end{aligned} $	$V_{SD}$		0.83 0.88 0.75	1.1 1.2 –	Vdc
Reverse Recovery Time	$(I_S = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$	t <sub>rr</sub>	-	30	_	ns
		ta	-	15	_	
		t <sub>b</sub>	-	15	_	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	_	0.02	_	μС

<sup>7.</sup> Indicates Pulse Test: Pulse Width =  $300 \mu s$  max, Duty Cycle = 2%.

<sup>\*</sup> Handling precautions to protect against electrostatic discharge is mandatory.



12 V<sub>DS</sub> ≥ 10 V 10 V<sub>DS</sub> ≥ 10 V 100°C 

Figure 1. On-Region Characteristics

Figure 3. On–Resistance versus Gate–To–Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature






Figure 6. Drain-To-Source Leakage Current versus Voltage





GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge





Figure 9. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS



100
V<sub>GS</sub> = 12 V
SINGLE PULSE
T<sub>C</sub> = 25°C

R<sub>DS(on)</sub> LIMIT
THERMAL LIMIT
PACKAGE LIMIT
0.1

0.1

10

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 10. Diode Forward Voltage versus Current

Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform

# TYPICAL ELECTRICAL CHARACTERISTICS





Figure 13. Thermal Response

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

# MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



#### **SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
   Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

#### TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 14. Typical Solder Heating Profile

# PACKAGE DIMENSIONS

# SO<sub>-8</sub> CASE 751-06 **PLASTIC ISSUE T**



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994.
- DIMENSIONS ARE IN MILLIMETER.
  DIMENSION D AND E DO NOT INCLUDE MOLD PROTRUSION.

  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL

	MILLIMETERS		
DIM	MIN	MAX	
Α	1.35	1.75	
A1	0.10	0.25	
В	0.35	0.49	
С	0.19	0.25	
D	4.80	5.00	
Е	3.80	4.00	
е	1.27	BSC	
Н	5.80	6.20	
h	0.25	0.50	
Ĺ	0.40	1.25	
θ	0 °	7°	

#### STYLE 11:

- PIN 1. SOURCE 1
  - 2. GATE 1 SOURCE 2

  - GATE 2 DRAIN 2
  - 5. 6. DRAIN 2
  - DRAIN 1
  - DRAIN 1

are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

#### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com

Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

#### EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

#### ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.