1024Kx16bit Ultra-Low Power Asynchronous Static RAM

Overview

The N16T1630C2A, N16T1625C2A and N16T1618C2A are integrated memory devices containing a low power 16 Mbit SRAM built using a self-refresh DRAM array organized as 1,048,576 words by 16 bits. It is designed to be identical in operation and interface to standard 6T SRAMS. The device is designed for low standby and operating current and includes a power-down feature to automatically enter standby mode. Also included are several other power saving modes: a deep sleep mode where data is not retained in the array and partial array refresh mode where data is retained in a portion of the array. Both these modes reduce standby current drain. The VFBGA package has an option for a separate Vcc and VccQ power structure for the I/O to be run from a separate power supply from the device core.

FIGURE 1: Pin Description (x16 device)

	1	2	3	4	5	6
Α	LB	OE	A ₀	A ₁	A ₂	CE2/ZZ
В	I/O ₈	UB	A ₃	A ₄	CE1	I/O ₀
С	I/O ₉	I/O ₁₀	A ₅	A ₆	I/O ₁	I/O ₂
D	V _{SSQ}	I/O ₁₁	A ₁₇	A ₇	I/O ₃	v _{cc}
Е	v _{ccq}	I/O ₁₂	DNU	A ₁₆	I/O ₄	v _{ss}
F	I/O ₁₄	I/O ₁₃	A ₁₄	A ₁₅	I/O ₅	1/06
G	I/O ₁₅	A ₁₉	A ₁₂	A ₁₃	WE	1/07
Н	A ₁₈	A ₈	A ₉	A ₁₀	A ₁₁	NC

48 Pin BGA (top) 6 x 8 mm

Two options:

- 1) Two CE ball A6 is CE2
- 2) One CE with sleep mode ball A6 is \overline{ZZ}

Features

Voltage Ranges:

1.70 to 2.25 Volts - N16T1618C2A 2.30 to 2.70 Volts - N16T1625C2A 2.70 to 3.30 Volts - N16T1630C2A

• Extended Temperature Range:

-25 to +85 °C

• Fast Cycle Time:

T_{ACC} < 55 nS @ 2.75V

T_{ACC} < 70 nS @ 2.3V

T_{ACC} < 85 nS @ 1.70V

• Low Operating Current:

 I_{CC} < 30 mA at 55nS

I_{CC} < 20 mA at 100nS

Low Standby Current:

I_{SB} < 40 uA at 1.8V

I_{SB} < 60 uA at 2.5V

- 48-Pin VFBGA, Wafers Available
- Dual rail operation

V_{CCQ} and V_{SSQ} for separate I/O power rail

TABLE 1: Pin Descriptions

Pin Name	Pin Function
A ₀ - A ₁₉	Address Inputs
WE	Write Enable Input
CE1, CE2	Chip Enable Inputs
ZZ	Deep Sleep Mode
ŌE	Output Enable Input
UB	Upper Byte Enable Input
LB	Lower Byte Enable Input
I/O ₀ - I/O ₁₅	Data Inputs/Outputs
V _{CC} /V _{CCQ}	Core Power / IO Power
V _{CC} /V _{CCQ} V _{SS} /V _{SSQ}	Ground / IO Ground
DNU	Do Not Use (or connect to V _{SS})

Alternate Configurations:

This product will also be available as a x8 I/O device. The package diagram is in figure 10 on page 10.

FIGURE 3: Functional Block Diagram




TABLE 2: Functional Truth Table

CE1	CE2 ¹	WE	OE	UB/LB	ZZ ²	I/O ³	MODE	POWER
Н	Х	Х	Χ	Х	Н	High Z	Standby ⁴	Standby
Х	L	Х	Χ	Х	Н	High Z	Standby ⁴	Standby
Х	Х	Х	Χ	Н	Н	High Z	Standby ⁴	Standby
L	Н	L	X ⁵	L ³	Н	Data In	Write ⁵	Active -> Standby ⁶
L	Н	Н	L	L^3	Н	Data Out	Read	Active -> Standby ⁶
L	Н	Н	Н	L ³	Н	High Z	Active	Standby ⁶
Х	-	Х	Х	Х	L	High Z	Deep Sleep	Deep Sleep

- 1. Only on the two-CE option device.
- 2. Only on the one-CE option device with sleep mode.
- 3. When $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in select mode (low), I/O₀ I/O₁₅ are affected as shown. When $\overline{\text{LB}}$ only is in the select mode only I/O₀ IO₇ are affected as shown. When $\overline{\text{UB}}$ is in the select mode only I/O₈ I/O₁₅ are affected as shown. If both $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in the deselect mode (high), the chip is in a standby mode regardless of the state of $\overline{\text{CE1}}$ or CE2.
- 4. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.
- 5. When WE is invoked, the OE input is internally disabled and has no effect on the circuit.
- 6. The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

TABLE 3: Capacitance*

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^{\circ}C$		8	pF
I/O Capacitance	C _{I/O}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF

^{*} These parameters are verified in device characterization and are not 100% tested

TABLE 4: Absolute Maximum Ratings*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN,OUT}	-0.3 to V _{CC} +0.3	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-0.3 to +4.0	V
Power Dissipation	P _D	500	mW
Storage Temperature	T _{STG}	-40 to +125	°C
Operating Temperature	T _A	-25 to +85	°C
Soldering Temperature and Time	T _{SOLDER}	240 °C, 10sec(Lead only)	°C

^{*} Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TABLE 5: Operating Characteristics (Over specified Temperature Range)

Item	Symbol	Test Conditions	Device	Min	Тур	Max	Unit	
			N16T1618	1.70	1.80	2.25		
Supply Voltage	V_{CC}		N16T1625	2.3	2.5	2.7	V	
			N16T1630	2.7	3.0	3.3		
Data Retention Voltage	V_{DR}			1.8		3.3	V	
Input High Voltage	V _{IH}			1.4		V _{CC} +0.5	V	
Input Low Voltage	V _{IL}			-0.5		0.4	V	
Output High Voltage	V _{OH}	I _{OH} = 0.2mA		0.8V _{CC}			V	
Output Low Voltage	V _{OL}	$I_{OL} = -0.2 \text{mA}$				0.2V _{CC}	V	
Input Leakage Current	ILI	$V_{IN} = 0$ to V_{CC}				0.5	μΑ	
Output Leakage Current	I _{LO}	$\overline{OE} = V_{IH}$ or Chip Disabled				0.5	μΑ	
Read/Write Operating Supply Current ¹	I _{CC1}	$V_{IN} = V_{IH}$ or V_{IL} Chip Enabled, lout = 0 f= fmax				30	mA	
Read/Write Quiescent Operating Current ²	I _{CC3}	$V_{IN} = V_{CC}$ or $0V$ Chip Enabled, lout = 0 f = 0				200	μА	
		$V_{IN} = V_{CC}$ or $0V$	N16T1618C2A			tbd		
Standby Current ²	I _{SB30}	Chip Disabled, t _A = 30°C	N16T1625C2A			tbd	μΑ	
		Criip Disabled, t _A = 30 C	N16T1630C2A			tbd		
		$V_{IN} = V_{CC}$ or 0V	N16T1618C2A			40		
Max Standby Current ²	I _{SB85}	Chip Disabled, t _A = 85°C	N16T1625C2A			60	μΑ	
		Offip Disabled, tg= 00 0	N16T1630C2A			80		

^{1.} This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

^{2.} This device assumes a standby mode if the chip is disabled (CE1 high or CE2 low or UB and LB high). It will also automatically go into a standby mode whenever all input signals are quiescent (not toggling) regardless of the state of CE1, CE2, UB and LB. In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.

^{3.} The Chip is Disabled when $\overline{\text{CE1}}$ is high or CE2 is low or when both $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are high. The Chip is Enabled when $\overline{\text{CE1}}$ is low and CE2 is high and UB or LB are low.

TABLE 6: Timing Test Conditions

Item	
Input Pulse Level	0.1V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Operating Temperature	-10 to +85 °C

FIGURE 4: Output Load Circuit




TABLE 7: Read Cycle Timing (1) $\overline{CE1} = \overline{OE} = V_{IL}$, CE2, $\overline{WE} = V_{IL}$

Item	Symbol	1	.8	2.	.5	3.	.0	Units
Item	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Offics
Read Cycle Time	t _{RC}	85		70		55		nS
Address Access Time	t _{AA}		85		70		55	nS
Output Hold from Address Change	t _{OH}	5		5		5		nS




FIGURE 5: Timing Waveform of Read Cycle (2) ($\overline{WE} = V_{IH}$) t_{RC} Address t_{AA} $t_{HZ(1,2)}$ CE1 t_{CO} CE2 t_{OHZ(1)} t_{OE} OE t_{OLZ} ◀ t_{LB} , t_{UB} $\overline{\mathsf{LB}}, \overline{\mathsf{UB}}$ t_{LBLZ}, t_{UBLZ} t_{LBHZ}, t_{UBHZ} High-Z Data Valid

TABLE 8: Read Cycle Timing (2) WE = V_{IH}

Item	Symbol	1	.8	2.5		3.0		Units
item	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilles
Read Cycle Time	t _{RC}	85	-	70	-	55	-	nS
Address Access Time	t _{AA}	-	85	-	70	-	55	nS
Chip Enable to Valid Output	t _{CO}	-	85	-	70	-	55	nS
Output Enable to Valid Output	t _{OE}	-	15	-	15	-	15	nS
Byte Select to Valid Output	t _{LB} , t _{UB}	-	85	-	70	-	55	nS
Chip Enable to Low-Z output	t _{LZ}	10	-	10	-	10	-	nS
Output Enable to Low-Z Output	t _{OLZ}	5	-	5	-	5	-	nS
Byte Select to Low-Z Output	t _{LBZ} , t _{UBZ}	10	-	10	-	10	-	nS
Chip Enable to High-Z Output	t _{HZ}	0	20	0	20	0	20	nS
Output Disable to High-Z Output	t _{OHZ}	0	20	0	20	0	20	nS
Byte Select Disable to High-Z Output	t _{LBHZ} , t _{UBHZ}	0	20	0	20	0	20	nS
Output Hold from Address Change	t _{OH}	5	-	5	-	5	-	nS

Data Out

Data Valid

High-Z

 t_{OW}

Address

CE1

CE2

This is a second of Write Cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE control)

This is a second of the cycle (1) (WE cycle (1) (


 t_{WHZ}

TABLE 9: Write Cycle Timing

Data In

Data Out

ltem	Symbol	1	.8	2.5		3.0		Units
nem	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Uiilis
Write Cycle Time	t _{WC}	85	-	70	-	55	-	nS
Chip Enable to End of Write	t _{CW}	85	-	70	-	55	-	nS
Chip Enable High	t _{CH}	5		5		5		
Address Valid to End of Write	t _{AW}	85	-	70	-	55	-	nS
Byte Select to End of Write	t _{LBW} , t _{UBW}	85	-	70	-	55	-	nS
Write Pulse Width	t _{WP}	65	1000	55	1000	45	1000	nS
Write Pulse High	t _{WH}	5		5		5		
Write Recovery Time	t _{WR}	0	-	0	-	0	-	nS
Write to High-Z Output	t _{WHZ}	-	20	-	20	-	20	nS
Address Setup Time	t _{AS}	0	-	0	-	0	-	nS
Data to Write Time Overlap	t _{DW}	25	-	25	-	25	-	nS
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	nS
End Write to Low-Z Output	t _{OW}	5	-	5	-	5	-	nS



Power Savings Modes

The N16T1630C2A has several power savings modes and different device versions incorporate these modes. The three modes are:

Reduced Memory Size Partial Array Refresh Deep Sleep Mode

All three modes are available only on the single CE device, which has a \overline{ZZ} (Deep Sleep Mode) input pin.

The operation of the power saving modes is controlled by setting the Variable Address Register (VAR). This VAR is shown in Figure 8 and is used to enable/disable the various low power modes. The VAR is set by using the timings defined in figure 9. The register must be set in less then 1 us after \overline{ZZ} is enabled low.

1) Reduced Memory Size (RMS)

In this mode of operation, the 16Mb PSRAM can be operated as a 4Mb, 8Mb or a 12Mb device. The mode and array size are determined by the settings in the VA register. The VA register is set according to the timings of Figure 9 and the bit setting of Table 12. The RMS mode is enabled at the time of ZZ transitioning high and the mode remains active until the register is updated. To return to the full 16Mb address space, the VA register must be reset using the previously defined procedures.

2) Partial Array Refresh (PAR)

In this mode of operation, the internal refresh operation can be restricted to a 4Mb, 8Mb or 12Mb portion of the array. The mode and array partition to be refreshed are determined by the settings in the

VAR register. The VAR register is set according to the timings of Figure 9 and the bit settings of Table 11. In this mode, when \overline{ZZ} is taken low, only the portion of the array that is set in the register is refreshed. The operating mode is only available during standby time and once \overline{ZZ} is returned high, the device resumes full array refresh. All future PAR cycles will use the contents of the VA register To change the address space of the PAR mode, the VA register must be reset using the previously defined procedures.

There are two different device versions that have different default settings for the PAR mode.

In the first version, the default state for the ZZ enable/disable register will be ZZ enabled where ZZ low will initiate a deep sleep mode after 1us. This device is referred to as Deep Sleep Active, or DSA device. In the second version, the default state for the ZZ register will be such that ZZ low will put the device into PAR mode after 1us and never initiate a deep sleep mode unless appropriate register is updated. This device is referred to as Deep Sleep Inactive, or DSI device. In either device, once the SRAM enters Deep Sleep Mode, the VAR contents are destroyed and the default register settings are reset.

3) Deep Sleep Mode

In this mode of operation, the internal refresh is turned off and all data integrity of the array is lost. Deep Sleep is entered by bringing \overline{ZZ} low. After 1 us, if the VAR register corresponding to A4 is not set to Deep Sleep Disabled, the device will enter Deep Sleep Mode. The device will remain in this mode as long as \overline{ZZ} remains low.

FIGURE 8: Variable Address Register




FIGURE 9: Variable Address Register (VAR) Update Timings




FIGURE 10: Deep Sleep Mode - Entry/Exit Timings




Table 10: VAR Update and Deep Sleep Timings

Item	Symbol	Min	Max	Unit
PAR and RMS ZZ low to WE low	t _{zzwe}		1000	ns
Chip (CE, UB/LB) deselect to ZZ low	t _{cdzz}	0		ns
Deep Sleep Mode	t _{zzmin}	10		us
Deep Sleep Recovery	t _r	200		us

TABLE 11: Address Patterns for PAR (A3 = 0, A4 = 1)

A2	A1	A0	Active Section	Address space	Size	Density
0	1	1	One-quarter of die	00000h - 3FFFFh	256Kb x 16	4Mb
0	1	0	One-half of die	00000h - 7FFFFh	512Kb x 16	8Mb
0	0	1	Three-quarters of die	00000h - BFFFFh	768Kb x 16	12Mb
1	1	1	One-quarter of die	C0000h - FFFFh	256Kb x 16	4Mb
1	1	0	One-half of die	80000h - FFFFFh	512Kb x 16	8Mb
1	0	1	Three-quarters of die	40000h - FFFFFh	768Kb x 16	12Mb

TABLE 12: Address patterns for RMS (A3 = 1, A4 = 1)

A2	A1	A0	Active Section	Address space	Size	Density
0	1	1	One-quarter of die	00000h - 3FFFFh	256Kb x 16	4Mb
0	1	0	One-half of die	00000h - 7FFFFh	512Kb x 16	8Mb
0	0	1	Three-quarters of die	00000h - BFFFFh	768Kb x 16	12Mb
0	0	0	Full die	00000h - FFFFFh	1Mb x 16	16Mb
1	1	1	One-quarter of die	C0000h - FFFFh	256Kb x 16	4Mb
1	1	0	One-half of die	80000h - FFFFFh	512Kb x 16	8Mb
1	0	1	Three-quarters of die	40000h - FFFFFh	768Kb x 16	12Mb
1	0	0	Full die	00000h - FFFFFh	1Mb x 16	16Mb


TABLE 13: Low Power ICC Characteristics for N16T1625C1A


Item	Symbol	Test	Array Partition	Тур	Max	Unit
PAR Mode Standby	I _{PAR}	\/ \/ -= 0\/	1/4		33	uA
Current		$V_{IN} = V_{CC}$ or 0V, Chip Disabled, $t_A = 85^{\circ}C$	1/2		42	
		Onip Disabled, t _A = 05 C	3/4		51	
RMS Mode	I _{RMSSB}	\/ \/ -= 0\/	4Mb Device		33	uA
Standby Current		$V_{IN} = V_{CC}$ or 0V, Chip Disabled, $t_A = 85^{\circ}C$	8Mb Device		42	
			12Mb Device		51	
RMS Mode	I _{RMS}	$V_{IN} = V_{IH}$ or V_{IL}	4Mb Device		tbd	mA
Active Current		Chip Enabled, lout = 0	8Mb Device		tbd	
		f= fmax	12Mb Device		tbd	
Deep Sleep Current	I _{ZZ}	$V_{IN} = V_{CC}$ or 0V, Chip in \overline{ZZ} mode, $t_A = 85^{\circ}$ C			10	uA


	1	2	3	4	5	6
Α	NC	ŌĒ	A ₀	A ₁	A ₂	CE2
В	NC	NC	A ₃	A ₄	CE1	NC
С	I/O ₀	NC	A ₅	A ₆	NC	VO ₄
D	V _{SSQ}	I/O ₁	A ₁₇	A ₇	I/O ₅	v _{cc}
Е	V _{CCQ}	I/O ₂	DNU	A ₁₆	I/O ₆	V _{SS}
F	I/O ₃	NC	A ₁₄	A ₁₅	NC	1/07
G	NC	A ₁₉	A ₁₂	A ₁₃	WE	NC
Н	A ₁₈	A ₈	A ₉	A ₁₀	A ₁₁	A ₂₀

48 Pin BGA (top) 6 x 8 mm

FIGURE 12: BALL GRID ARRAY PACKAGING







BOTTOM VIEW

TOP VIEW

- 1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z.
- 2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

TABLE 14: Dimensions (mm)

D	E		BALL MATRIX			
	J	SD	SE	J	K	TYPE
6±0.10	8±0.10	0.375	0.375	1.125	1.375	FULL

TABLE 15: Revision History

Revision	Date	Change Description	
А	9/4/2001	Initial 16Mb datasheet	
В	Part number change, VAR modification, remove TSOP, swap Vcc/ VccQ and add VssQ		
С	11/07/01	Updated low power definitions	
D	12/05/01 Increased high-Z timings		
E	1/18/02	18/02 VssQ added to x8 package, deep sleep current reduced to 10uA	
F	2/27/02	Package thickness changed to 1.0mm max, max solder temp	

© 2001 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this datasheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this datasheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.