

2Mb Ultra-Low Power Asynchronous CMOS SRAM 128Kx16 bit

Overview

The N02L163WN1A is an integrated memory device containing a 2 Mbit Static Random Access Memory organized as 131,072 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology to provide both high-speed performance and ultra-low power. The base design is the same as NanoAmp's N02L1618N1A, which is processed to operate at lower voltages. The device operates with a single chip enable (CE) control and output enable (OE) to allow for easy memory expansion. Byte controls (UB and LB) allow the upper and lower bytes to be accessed independently. The N02L163WN1A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 128Kb x 16 SRAMs.


Features

- Single Wide Power Supply Range 2.3 to 3.6 Volts
- · Very low standby current 2.0µA at 3.0V (Typical)
- · Very low operating current 2.0mA at 3.0V and 1µs (Typical)
- Very low Page Mode operating current 0.8mA at 3.0V and 1µs (Typical)
- Simple memory control Single Chip Enable (CE) Byte control for independent byte operation Output Enable (OE) for memory expansion
- Low voltage data retention Vcc = 1.8V
- · Very fast output enable access time 30ns OE access time
- Automatic power down to standby mode
- TTL compatible three-state output driver
- Compact space saving BGA package avail-

Product Family

| Part Number | Package Type | Operating Temperature | Power Supply (Vcc) | Speed | Standby Current (I _{SB}), Max | Operating Current (Icc), Max |
|--------------|-----------------|--------------------------|-----------------------|-------------|---|------------------------------------|
| N02L163WN1AB | 48 - BGA | 4000 to 10500 | 2.3V - 3.6V | 55ns @ 2.7V | 20 uA | 4 mA @ 1MHz |
| N02L163WN1AT | 44 - TSOP II | -40°C to +85°C | 2.30 - 3.00 | 70ns @ 2.3V | 20 μΑ | 4 IIIA @ IIVIHZ |

Pin Configurations




| | 1 | 2 | 3 | 4 | 5 | 6 |
|-------------------|-------------------|-------------------|-----------------|-----------------|------------------|------------------|
| Α | LB | OE | A ₀ | A ₁ | A ₂ | NC |
| В | I/O ₈ | UB | A ₃ | A ₄ | E | I/O ₀ |
| С | I/O ₉ | I/O ₁₀ | A ₅ | A ₆ | I/O ₁ | I/O ₂ |
| D | v_{ss} | I/O ₁₁ | NC | A ₇ | I/O ₃ | v_{cc} |
| Ε | v _{cc} | I/O ₁₂ | NC | A ₁₆ | I/O ₄ | v _{ss} |
| F | I/O ₁₄ | I/O ₁₃ | A ₁₄ | A ₁₅ | I/O ₅ | 1/06 |
| G | I/O ₁₅ | NC | A ₁₂ | A ₁₃ | WE | 1/07 |
| Н | NC | A ₈ | A ₉ | A ₁₀ | A ₁₁ | NC |
| 40 Dia DOA (tara) | | | | | | |

48 Pin BGA (top) 6 x 8 mm

Pin Descriptions

| Pin Name | Pin Function |
|-------------------------------------|-------------------------|
| A ₀ -A ₁₆ | Address Inputs |
| WE | Write Enable Input |
| CE | Chip Enable Input |
| ŌĒ | Output Enable Input |
| LB | Lower Byte Enable Input |
| UB | Upper Byte Enable Input |
| I/O ₀ -I/O ₁₅ | Data Inputs/Outputs |
| NC | Not Connected |
| V _{CC} | Power |
| V_{SS} | Ground |



Functional Description

| CE | WE | OE | UB | LB | I/O ₀ - I/O ₁₅ ¹ | MODE | POWER |
|----|----|----------------|----------------|----------------|---|----------------------|---------|
| Н | Х | X | X | X | High Z | Standby ² | Standby |
| L | Х | Х | Н | Н | High Z | Active | Active |
| L | L | X ³ | L ¹ | L ¹ | Data In | Write ³ | Active |
| L | Н | L | L ¹ | L ¹ | Data Out | Read | Active |
| L | Н | Н | Х | Х | High Z | Active | Active |

- 1. When $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in select mode (low), I/O $_0$ I/O $_{15}$ are affected as shown. When $\overline{\text{LB}}$ only is in the select mode only I/O $_0$ I/O $_7$ are affected as shown. When $\overline{\text{UB}}$ is in the select mode only I/O $_8$ I/O $_{15}$ are affected as shown.
- 2. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.
- 3. When $\overline{\text{WE}}$ is invoked, the $\overline{\text{OE}}$ input is internally disabled and has no effect on the circuit.

Capacitance¹

| Item | Symbol | Test Condition | Min | Max | Unit |
|-------------------|------------------|--|-----|-----|------|
| Input Capacitance | C _{IN} | $V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^{\circ}C$ | | 8 | pF |
| I/O Capacitance | C _{I/O} | V _{IN} = 0V, f = 1 MHz, T _A = 25°C | | 8 | рF |

1. These parameters are verified in device characterization and are not 100% tested

Absolute Maximum Ratings¹

| Item | Symbol | Rating | Unit |
|---|---------------------|------------------------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN,OUT} | -0.3 to V _{CC} +0.3 | V |
| Voltage on V_{CC} Supply Relative to V_{SS} | V _{CC} | -0.3 to 4.5 | V |
| Power Dissipation | P_{D} | 500 | mW |
| Storage Temperature | T _{STG} | -40 to 125 | °C |
| Operating Temperature | T _A | -40 to +85 | °C |
| Soldering Temperature and Time | T _{SOLDER} | 240°C, 10sec(Lead only) | °C |

Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the operating section of this specification is not
implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


Operating Characteristics (Over Specified Temperature Range)

| Item | Symbol | ymbol Test Conditions | | Typ ¹ | Max | Unit |
|--|------------------|---|----------------------|------------------|----------------------|------|
| Supply Voltage | V _{CC} | | 2.3 | | 3.6 | V |
| Data Retention Voltage | V_{DR} | Chip Disabled ² | 1.8 | | | V |
| Input High Voltage | V _{IH} | | 1.8 | | V _{CC} +0.3 | V |
| Input Low Voltage | V _{IL} | | -0.3 | | 0.6 | V |
| Output High Voltage | V _{OH} | I _{OH} = 0.2mA | V _{CC} -0.2 | | | V |
| Output Low Voltage | V _{OL} | I _{OL} = -0.2mA | | | 0.2 | V |
| Input Leakage Current | I _{LI} | $V_{IN} = 0$ to V_{CC} | | | 0.5 | μΑ |
| Output Leakage Current | I _{LO} | OE = V _{IH} or Chip Disabled | | | 0.5 | μΑ |
| Read/Write Operating Supply Current @ 1 µs Cycle Time ² | I _{CC1} | V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0 | | 2.0 | 4.0 | mA |
| Read/Write Operating Supply Current @ 70 ns Cycle Time ² | I _{CC2} | V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0 | | 12 | 16.0 | mA |
| Page Mode Operating Supply Current @ 70ns Cycle Time ² (Refer to Power Savings with Page Mode Operation diagram) | I _{CC3} | V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0 | | 4 | | mA |
| Read/Write Quiescent Operating Supply Current ³ | I _{CC4} | V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0, f = 0 | | | 3.0 | mA |
| Maximum Standby Current ³ | I _{SB1} | $V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 85^{\circ}C$, VCC = 3.6 V | | 2.0 | 20 | μΑ |
| Maximum Data Retention Current ³ | I _{DR} | V_{CC} = 1.8V, V_{IN} = V_{CC} or 0 Chip Disabled, t_A = 85°C | | | 10 | μА |

^{1.} Typical values are measured at Vcc=Vcc Typ., T_A =25°C and are not 100% tested.

^{2.} This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

^{3.} This device assumes a standby mode if the chip is disabled ($\overline{\text{CE}}$ high). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS



Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.


Timing Test Conditions

| Item | |
|--|---|
| Input Pulse Level | 0.1V _{CC} to 0.9 V _{CC} |
| Input Rise and Fall Time | 5ns |
| Input and Output Timing Reference Levels | 0.5 V _{CC} |
| Output Load | CL = 30pF |
| Operating Temperature | -40 to +85 °C |


Timing

| lto-m | Combal | 2.3 - | 3.6 V | 2.7 - 3.6 V | | Units |
|--------------------------------------|---------------------------------------|-------|-------|-------------|------|-------|
| Item | Symbol | Min. | Max. | Min. | Max. | Units |
| Read Cycle Time | t _{RC} | 70 | | 55 | | ns |
| Address Access Time | t _{AA} | | 70 | | 55 | ns |
| Chip Enable to Valid Output | t _{CO} | | 70 | | 55 | ns |
| Output Enable to Valid Output | t _{OE} | | 35 | | 30 | ns |
| Byte Select to Valid Output | t _{LB} , t _{UB} | | 35 | | 30 | ns |
| Chip Enable to Low-Z output | t _{LZ} | 10 | | 10 | | ns |
| Output Enable to Low-Z Output | t _{OLZ} | 5 | | 5 | | ns |
| Byte Select to Low-Z Output | t _{LBZ} , t _{UBZ} | 10 | | 10 | | ns |
| Chip Disable to High-Z Output | t _{HZ} | 0 | 20 | 0 | 20 | ns |
| Output Disable to High-Z Output | t _{OHZ} | 0 | 20 | 0 | 20 | ns |
| Byte Select Disable to High-Z Output | t _{LBHZ} , t _{UBHZ} | 0 | 20 | 0 | 20 | ns |
| Output Hold from Address Change | t _{OH} | 10 | | 10 | | ns |
| Write Cycle Time | t _{WC} | 70 | | 55 | | ns |
| Chip Enable to End of Write | t _{CW} | 50 | | 40 | | ns |
| Address Valid to End of Write | t _{AW} | 50 | | 40 | | ns |
| Byte Select to End of Write | t _{LBW} , t _{UBW} | 50 | | 40 | | ns |
| Write Pulse Width | t _{WP} | 40 | | 40 | | ns |
| Address Setup Time | t _{AS} | 0 | | 0 | | ns |
| Write Recovery Time | t _{WR} | 0 | | 0 | | ns |
| Write to High-Z Output | t _{WHZ} | | 20 | | 20 | ns |
| Data to Write Time Overlap | t _{DW} | 40 | | 35 | | ns |
| Data Hold from Write Time | t _{DH} | 0 | | 0 | | ns |
| End Write to Low-Z Output | t _{OW} | 10 | | 10 | | ns |


Timing of Read Cycle ($\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$)




Timing Waveform of Read Cycle ($\overline{WE} = V_{IH}$)




Timing Waveform of Write Cycle (WE control) t_{WC} Address t_{AW} t_{CW} CE $t_{LBW},\,t_{UBW}$ LB, UB t_{WP} t_{AS} $\overline{\mathsf{WE}}$ t_{DW} t_{DH} High-Z Data Valid Data In t_{WHZ} t_{OW} High-Z Data Out Timing Waveform of Write Cycle (CE Control)






Note:

- 1. All dimensions in inches (Millimeters)
- 2. Package dimensions exclude molding flash






- 1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z.
- 2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

9

Dimensions (mm)

| D | Е | | BALL MATRIX | | | |
|--------|--------|-------|----------------|-------|-------|------|
| | | SD | SE | J | K | TYPE |
| 6±0.10 | 8±0.10 | 0.375 | 0.375 | 1.125 | 1.375 | FULL |

Ordering Information



Note: Add -T&R following the part number for Tape and Reel. Orders will be considered in tray if not noted.

Revision History

| Revision # | Date | Change Description |
|------------|------------|--|
| 01 | Dec. 1999 | Initial Preliminary Release |
| 02 | Sept. 2000 | Modified Voltage Range and Standby Current Limits. |
| 03 | Oct. 2000 | Added Missing Tas Parameter Specification. |
| 04 | Oct. 2000 | Modified Standby Current Specifications. |
| 05 | Jan. 2001 | Extensive Modification to use voltage regulator design |
| 06 | Mar. 2001 | Modified BGA pinout, access time 70ns @ 2.7V, misc. errata |
| 07 | May 2001 | Changed access time to 55ns, modified 44-Lead TSOP Package diagram |
| 08 | June 2001 | Revised voltage range in Timing table, revised Dimensions table |
| 09 | Sept. 2001 | Minor parametric modifications, full production release |
| 10 | Dec. 2001 | Part number change from EM128L16, modified Overview and Features, added Page Mode Operation diagram, revised Operating Characteristics table, Package diagram, Functional Description table and Ordering Information diagram |

^{© 2001 - 2002} Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.

Stock No. 23116-10 1/02 10