# **Power MOSFET 6.9 Amps, 20 Volts** N-Channel TSSOP-8

#### **Features**

- New Low Profile TSSOP-8 Package
- Ultra Low RDS(on)
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperatures

#### **Applications**

- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones
- Battery Applications
- NoteBook PC

### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	20	Vdc
Drain–to–Gate Voltage (R <sub>GS</sub> = 1.0 M $\Omega$ )	VDGR	20	Vdc
Gate-to-Source Voltage - Continuous	VGS	±12	Vdc
Thermal Resistance – Single Die Junction–to–Ambient (Note 1) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Pulsed Drain Current (Note 4)	R <sub>θ</sub> JA PD ID IDM	62.5 2.0 6.9 24	°C/W W Adc Adc
Thermal Resistance – Single Die Junction–to–Ambient (Note 2) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 70°C Pulsed Drain Current (Note 4)	R <sub>θ</sub> JA PD ID ID	88 1.42 5.8 4.6 20	°C/W W Adc Adc Adc
Thermal Resistance – Single Die Junction–to–Ambient (Note 3) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 70°C Pulsed Drain Current (Note 4)	R <sub>θ</sub> JA P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	132 0.94 4.7 3.8 14	°C/W W Adc Adc Adc


- 1. Mounted onto a 2" square FR-4 board (1" sq. 2 oz Cu 0.06" thick single sided), t < 10 seconds.
- 2. Mounted onto a 2" square FR-4 board (1" sq. 2 oz Cu 0.06" thick single sided), t = 10 seconds.
- 3. Minimum FR-4 or G-10 PCB, t = steady state.
- 4. Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle = 2%.



### ON Semiconductor™


http://onsemi.com

## 6.9 AMPERES 20 VOLTS 30 m $\Omega$ @ VGS = 4.5 V





#### **MARKING DIAGRAM** & PIN ASSIGNMENT



Top View

866 = Device Code YWW = Date Code

#### **ORDERING INFORMATION**

Device	Package	Shipping
NTQD6866R2	TSSOP-8	4000/Tape & Reel

### MAXIMUM RATINGS (continued)

Rating	Symbol	Value	Unit
Thermal Resistance – Both Die Junction–to–Ambient (Note 5) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Pulsed Drain Current (Note 5)	R <sub>Ð</sub> JA PD ID IDM	160 0.78 4.3 14	°C/W W Adc Adc
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting T $_J$ = 25°C (VDD = 20 Vdc, VGS = 5.0 Vdc, Peak I $_L$ = 5.5 Apk, L = 10 mH, RG = 25 $\Omega$ )	EAS	150	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	TL	260	°C

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS		•		•	•	
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)		V(BR)DSS	20 -	- 18.5	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current (VGS = 0 Vdc, VDS = 20 Vdc, TJ = 25°C) (VGS = 0 Vdc, VDS = 20 Vdc, TJ = 100°C)		IDSS	- -	- -	1.0 10	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±12 Vdc, V <sub>DS</sub> = 0 Vdc)		IGSS	_	-	±100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_{D} = 250 \mu Adc$ ) Temperature Coefficient (Negative)		VGS(th)	0.6	0.9 -2.7	1.2 -	Vdc mV/°C
Static Drain-to-Source On-State Re (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 6.9 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.8 Adc) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 3.5 Adc) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 2.9 Adc)	esistance	R <sub>DS(on)</sub>	- - - -	0.026 0.025 0.030 0.030	0.032 0.030 0.038 0.038	Ω
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 5.8 Adc)		9FS	_	14	-	Mhos
DYNAMIC CHARACTERISTICS		<u>'</u>		•	•	T.
Input Capacitance		C <sub>iss</sub>	_	875	1400	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	C <sub>oss</sub>	_	325	550	
Reverse Transfer Capacitance	. –	C <sub>rss</sub>	_	100	175	1

<sup>5.</sup> Pulse Test: Pulse Width =  $300 \mu s$ , Duty Cycle = 2%.

#### **ELECTRICAL CHARACTERISTICS** (continued)

Characteristic			Min	Тур	Max	Unit
SWITCHING CHARACTERISTIC	CS (Notes 6 & 7)			1	•	
Turn-On Delay Time		<sup>t</sup> d(on)	-	10	18	ns
Rise Time	(V <sub>DD</sub> = 16 Vdc, I <sub>D</sub> = 5.8 Adc,	t <sub>r</sub>	_	45	80	
Turn-Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 6.0 \Omega)$	<sup>t</sup> d(off)	-	40	75	
Fall Time		t <sub>f</sub>	-	90	150	
Turn-On Delay Time		<sup>t</sup> d(on)	-	8.0	-	ns
Rise Time	(V <sub>DD</sub> = 16 Vdc, I <sub>D</sub> = 5.8 Adc,	t <sub>r</sub>	-	45	-	
Turn-Off Delay Time	$V_{GS} = 4.5 \text{ Vdc}, R_{G} = 3.0 \Omega)$	<sup>t</sup> d(off)	-	35	-	
Fall Time		tf	-	75	-	
Gate Charge		Q <sub>tot</sub>	_	13	22	nC
	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.8 Adc)	Qgs	-	1.8	-	
	= 5.6 / 1.66/	Q <sub>gd</sub>	-	4.5	-	
BODY-DRAIN DIODE RATINGS	S (Note 6)					
Forward On–Voltage	$(I_S = 5.8 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 5.8 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 100^{\circ}\text{C})$	V <sub>SD</sub>	- -	0.85 0.75	1.0 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 5.8 Adc, V <sub>GS</sub> = 0 Vdc,	t <sub>rr</sub>	-	23	-	ns
	$V_{DS} = 20 \text{ Vdc}$	ta	_	12	-	
	dI <sub>S</sub> /dt = 100 A/μs)	t <sub>b</sub>	-	11	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>		0.013	_	μС

<sup>6.</sup> Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.
7. Switching characteristics are independent of operating junction temperature.

18

 $V_{DS} \ge 10 \text{ V}$ 





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On–Resistance versus Gate–to–Source Voltage

Figure 4. On–Resistance versus Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform





Figure 13. Thermal Response

#### INFORMATION FOR USING THE TSSOP-8 SURFACE MOUNT PACKAGE

#### RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



#### **SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
   Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- \* \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.
- \* \* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

#### TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joint.





Figure 14. Typical Solder Heating Profile

#### **PACKAGE DIMENSIONS**

#### TSSOP-8

CASE 948S-01 **PLASTIC** ISSUE O



#### NOTES:

- OTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

  6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	4.30	4.50	0.169	0.177
C		1.10		0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.70	0.020	0.028
G	0.65 BSC		0.026 BSC	
_	0.09	0.20	0.004	0.008
J	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8 °
Р		2.20		0.087
P1		3.20		0.126

## **Notes**

## **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

**Phone**: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.