## Power MOSFET 30 Amps, 60 Volts

#### N-Channel TO-220 and D2PAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

#### **Typical Applications**

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain–to–Gate Voltage (R <sub>GS</sub> = 10 M $\Omega$ )	VDGR	60	Vdc
Gate–to–Source Voltage  – Continuous  – Non–Repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GS</sub>	±20 ±30	Vdc
Drain Current  - Continuous @ $T_A = 25^{\circ}C$ - Continuous @ $T_A = 100^{\circ}C$ - Single Pulse ( $t_p \le 10 \mu s$ )	I <sub>D</sub> I <sub>D</sub>	27 15 80	Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	PD	88.2 0.59	W W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Single Pulse Drain-to-Source Avalanche Energy - Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 50 Vdc, V <sub>GS</sub> = 10 Vdc, L = 0.3 mH I <sub>L</sub> (p <sub>k</sub> ) = 26 A, V <sub>DS</sub> = 60 Vdc)	EAS	101	mJ
Thermal Resistance – Junction–to–Case	R <sub>0</sub> JC	1.7	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C




#### ON Semiconductor™

http://onsemi.com

# 30 AMPERES 60 VOLTS RDS(on) = 42 m $\Omega$



## MARKING DIAGRAMS & PIN ASSIGNMENTS



#### **ORDERING INFORMATION**

Device	Package	Shipping
NTP30N06	TO-220AB	50 Units/Rail
NTB30N06	D <sup>2</sup> PAK	50 Units/Rail
NTB30N06T4	D <sup>2</sup> PAK	800/Tape & Reel

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS				•		-
Drain-to-Source Breakdown (VGS = 0 Vdc, ID = 250 µ/ Temperature Coefficient (Pos	V(BR)DSS	60 -	71.1 70	_ _	Vdc mV/°C	
Zero Gate Voltage Drain Cur (VDS = 60 Vdc, VGS = 0 \ (VDS = 60 Vdc, VGS = 0 \	IDSS	_ _	_ _	1.0 10	μAdc	
Gate-Body Leakage Current	$(V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$	IGSS	_	-	±100	nAdc
ON CHARACTERISTICS (Not	e 1.)					
Gate Threshold Voltage (Not ( $V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$ ) Threshold Temperature Coef	VGS(th)	2.0	3.05 7.3	4.0 -	Vdc mV/°C	
Static Drain-to-Source On- (VGS = 10 Vdc, ID = 15 Ad	R <sub>DS(on)</sub>	_	35	42	mΩ	
Static Drain—to—Source On—' $(V_{GS} = 10 \text{ Vdc}, I_D = 30 \text{ Ac})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 15 \text{ Ac})$	VDS(on)		1.1 0.98	1.5 -	Vdc	
Forward Transconductance	9FS	ı	16	_	mhos	
YNAMIC CHARACTERISTIC	cs					
Input Capacitance		C <sub>iss</sub>	_	850	1200	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	Coss	_	250	350	
Transfer Capacitance	,	C <sub>rss</sub>	-	68	100	
WITCHING CHARACTERIS	TICS (Note 2.)					
Turn-On Delay Time		<sup>t</sup> d(on)	_	11	25	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 30 \text{ Adc},$	t <sub>r</sub>	_	36	80	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc}, R_{G} = 9.1 \Omega) \text{ (Note 1.)}$	td(off)	1	24	50	
Fall Time		t <sub>f</sub>	-	31	60	
Gate Charge		QT	-	23.4	46	nC
	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 30 Adc, V <sub>GS</sub> = 10 Vdc) (Note 1.)	Q <sub>1</sub>	-	5.1	-	
		Q <sub>2</sub>	_	11	_	
SOURCE-DRAIN DIODE CH	ARACTERISTICS					
Forward On–Voltage	$(I_S = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 1.)}$ $(I_S = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	$V_{SD}$	1 1	1.03 1.05	1.15 –	Vdc
Reverse Recovery Time	very Time $ (I_S = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\  dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 1.)} $	t <sub>rr</sub>	1	52	_	ns
		ta	ı	38	_	
	2.0 2. 122.10 (11010 1.)	t <sub>b</sub>	-	15	-	
Reverse Recovery Stored Cl	Q <sub>RR</sub>	-	0.094	_	μС	

<sup>1.</sup> Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

<sup>2.</sup> Switching characteristics are independent of operating junction temperatures.




Figure 1. On–Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Gate–to–Source Voltage




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus

Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

#### **PACKAGE DIMENSIONS**

#### **TO-220 THREE-LEAD** TO-220AB

CASE 221A-09 **ISSUE AA** 




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

- STYLE 5:
  PIN 1. GATE
  2. DRAIN
  3. SOURCE
  4. DRAIN

#### **PACKAGE DIMENSIONS**

#### D<sup>2</sup>PAK CASE 418B-03 ISSUE D



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.340	0.380	8.64	9.65
В	0.380	0.405	9.65	10.29
С	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
G	0.100 BSC		2.54 BSC	
Н	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
S	0.575	0.625	14.60	15.88
v	0.045	0.055	1 1/	1.40

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.