# Power MOSFET 9 Amps, 20 Volts, Logic Level

# N-Channel Micro-8 Leadless

EZFETs<sup>TM</sup> are an advanced series of Power MOSFETs which contain monolithic back—to—back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc—dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones.

### **Applications**

- Zener Protected Gates Provide Electrostatic Discharge Protection
- Designed to Withstand 4000 V Human Body Model
- Ultra Low R<sub>DS(on)</sub> Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can be Driven by Logic ICs
- Micro-8 Leadless Surface Mount Package Saves Board Space
- I<sub>DSS</sub> Specified at Elevated Temperature

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	10 Secs	Steady State	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	20		V
Gate-to-Source Voltage	$V_{GS}$	±12		V
Continuous Drain Current (Note 1) $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	I <sub>D</sub>	9.0 6.4	6.0 4.3	Α
Pulsed Drain Current (tp ≤ 10 μs)	I <sub>DM</sub>	30		Α
Continuous Source–Diode Conduction (Note 1)	I <sub>s</sub>	2.9	1.4	А
Total Power Dissipation (Note 1) $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	P <sub>D</sub>	3.2 1.7	1.5 0.79	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C
Thermal Resistance (Note 1) Junction–to–Ambient	$R_{\theta JA}$	38	82	°C/W

1. When surface mounted to 1" x 1" FR-4 board.




## ON Semiconductor®


http://onsemi.com

# 9 AMPERES 20 VOLTS

 $R_{DS(on)} = 26 \text{ m}\Omega$  (V<sub>GS</sub> = 4.5 V, I<sub>D</sub> = 6.5 A)

 $R_{DS(on)} = 31 \text{ m}\Omega$ (V<sub>GS</sub> = 2.5 V, I<sub>D</sub> = 5.8 A)






WW

PIN ASSIGNMENT

= Work Week



#### **ORDERING INFORMATION**


Device	Package	Shipping
NTLTD7900ZR2	Micro-8 LL	2500 Tape & Reel

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•		•
Drain-to-Source Breakdown Voltage ( $V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc}$ )	(Note 2)	$V_{(BR)DSS}$	20	24	_	Vdc
Zero Gate Voltage Drain Current $(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 8$	5°C)	I <sub>DSS</sub>	- -	- -	1.0 20	μAdc
Gate-Body Leakage Current $(V_{GS} = \pm 4.5 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$ $(V_{GS} = \pm 12 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$		I <sub>GSS</sub>	_ _	- -	1.0 10	μAdc mAdc
ON CHARACTERISTICS (Note 2)				•	•	•
Gate Threshold Voltage (Note 2) $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$		V <sub>GS(th)</sub>	0.4	0.67	1.0	Vdc
Static Drain-to-Source On-Resistance ( $V_{GS} = 4.5 \text{ Vdc}$ , $I_D = 6.5 \text{ Adc}$ ) ( $V_{GS} = 2.5 \text{ Vdc}$ , $I_D = 5.8 \text{ Adc}$ )	e (Note 2)	R <sub>DS(on)</sub>	- -	21 27	26 31	mΩ
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	_	7.4	15	pF
Output Capacitance	$(V_{DS} = 16 \text{ Vdc}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz)	C <sub>oss</sub>	_	237	400	
Transfer Capacitance		C <sub>rss</sub>	_	4.1	10	1
SWITCHING CHARACTERISTICS (Not	e 3)					
Turn-On Delay Time	$(V_{GS} = 4.5 \text{ Vdc}, V_{DD} = 10 \text{ Vdc}, \\ I_{D} = 1.0 \text{ Adc}, R_{G} = 9.1 \Omega) \\ (\text{Note 2})$	t <sub>d(on)</sub>	_	0.55	1.0	μs
Rise Time		t <sub>r</sub>	1	1.17	2.0	
Turn-Off Delay Time		t <sub>d(off)</sub>	1	1.87	3.0	
Fall Time		t <sub>f</sub>	1	4.8	7.0	
Gate Charge	$(V_{GS} = 4.5 \text{ Vdc}, I_D = 6.5 \text{ Adc}, V_{DS} = 10 \text{ Vdc})$ $(\text{Note 2})$	$Q_{T}$	_	12	18	nC
		Q <sub>1</sub>	_	0.7	-	
		Q <sub>2</sub>	1	3.7	_	
SOURCE-DRAIN DIODE CHARACTER	RISTICS					
Forward On–Voltage	$(I_S = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $I_S = 1.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 85^{\circ}\text{C})$ (Note 2)	V <sub>SD</sub>	- -	0.69 0.62	0.8	Vdc
				1	1	

Pulse Test: Pulse Width • 300 μs, Duty Cycle • 2%.
 Switching characteristics are independent of operating junction temperatures.


### TYPICAL ELECTRICAL CHARACTERISTICS



10,000 (T) 1000 

Figure 1. Gate-Current versus Gate-Source Voltage

Figure 2. Gate-Current versus Gate-Source Voltage






Figure 3. On-Region Characteristics

Figure 4. Transfer Characteristics




Figure 5. On-Resistance versus Drain Current

#### **POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 x R_G/(V_{GG} - V_{GSP})$$
 
$$t_f = Q_2 x R_G/V_{GSP}$$

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$   $R_G$  = the gate drive resistance

and Q<sub>2</sub> and V<sub>GSP</sub> are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$\begin{split} t_{d(on)} &= R_G \ C_{iss} \ In \ [V_{GG}/(V_{GG} - V_{GSP})] \\ t_{d(off)} &= R_G \ C_{iss} \ In \ (V_{GG}/V_{GSP}) \end{split}$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 8) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 6. Capacitance Variation




Figure 7. Gate-to-Source




Figure 8. Resistive Switching Time Variation versus Gate Resistance




Figure 9. Diode Forward Voltage versus Current




Figure 10. On–Resistance Variation with Temperature




Figure 11. Threshold Voltage




Figure 12. On–Resistance versus Drain Current and Temperature




Figure 13. Thermal Response

#### TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 14. Typical Solder Heating Profile

#### PACKAGE DIMENSIONS

Micro-8 Leadless CASE 846C-01 ISSUE O



#### NOTES:

- DIMENSIONS AND TOLERANCING PER ASME
   V14 5M 1994
- Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

  4. DIMENSION D APPLIES TO METALLIZED
- DIMENSION D APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 MM AND 0.30 MM FROM TERMINAL TIP. DIMENSION L1 IS THE TERMINAL PULL BACK FROM PACKAGE EDGE, UP TO 0.1 MM IS ACCEPTABLE. L1 IS OPTIONAL.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	3.20	3.40	
В	3.20	3.40	
С	0.85	0.95	
D	0.28	0.33	
Е	1.30	1.50	
F	2.55	2.75	
G	0.65 BSC		
Н	0.95	1.15	
J	0.25 BSC		
K	0.00	0.05	
L	0.35	0.45	
M	1.60	1.70	
N	1.60	1.70	
Р	1.28	1.38	
R	0.200	0.250	
S	0.18	0.23	
U	0.20		

EZFET is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051

Phone: 81–3–5773–3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.