# **Power MOSFET 20 Amps, 30 Volts** N-Channel DPAK

This logic level vertical power MOSFET is a general purpose part that provides the "best of design" available today in a low cost power package. Avalanche energy issues make this part an ideal design in. The drain-to-source diode has a ideal fast but soft recovery.

#### **Features**

- Ultra-Low RDS(on), single base, advanced technology
- SPICE parameters available
- Diode is characterized for use in bridge circuits
- IDSS and VDS(on) specified at elevated temperatures
- High Avalanche Energy Specified
- ESD JEDAC rated HBM Class 1, MM Class A, CDM Class 0

#### **Typical Applications**

- Power Supplies
- Inductive Loads
- PWM Motor Controls
- Replaces MTD20N03L in many applications

#### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	30	Vdc
Drain–to–Gate Voltage (R <sub>GS</sub> = 1.0 M $\Omega$ )	V <sub>DGR</sub>	30	Vdc
Gate–to–Source Voltage  – Continuous  – Non–Repetitive (t <sub>p</sub> ≤10 ms)	V <sub>GS</sub> V <sub>GS</sub>	±20 ±24	Vdc
Drain Current - Continuous @ T <sub>A</sub> = 25°C - Continuous @ T <sub>A</sub> = 100°C - Single Pulse (t <sub>p</sub> ≤10 μs)	I <sub>D</sub> I <sub>D</sub>	20 16 60	Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C Total Power Dissipation @ T <sub>C</sub> = 25°C (Note 1.)	PD	74 0.6 1.75	Watts W/°C W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 30 Vdc, V <sub>GS</sub> = 5 Vdc, L = 1.0 mH, I <sub>L(pk)</sub> = 24 A, V <sub>DS</sub> = 34 Vdc)	E <sub>AS</sub>	288	mJ
Thermal Resistance  – Junction–to–Case  – Junction–to–Ambient  – Junction–to–Ambient (Note 1.)	R <sub>θ</sub> JC R <sub>θ</sub> JA R <sub>θ</sub> JA	1.67 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

<sup>1.</sup> When surface mounted to an FR4 board using the minimum recommended pad size and repetitive rating; pulse width limited by maximum junction temperature.




#### ON Semiconductor

http://onsemi.com

# 20 AMPERES 30 VOLTS RDS(on) = 27 m $\Omega$

#### N-Channel



#### **MARKING DIAGRAM**




**CASE 369A** DPAK STYLE 2



20N3L = Device Code = Year WW = Work Week

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
NTD20N03L27	DPAK	75 Units/Rail
NTD20N03L27-1	DPAK	75 Units/Rail
NTD20N03L27T4	DPAK	2500 Tape & Reel

### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

CI	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Vo (VGS = 0 Vdc, I <sub>D</sub> = 250 μAdd Temperature Coefficient (Positiv	V(BR)DSS	30 -	- 43	- -	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> =150°C)		IDSS	_ _	-	10 100	μAdc
Gate-Body Leakage Current (V	IGSS	-	-	±100	nAdc	
ON CHARACTERISTICS (Note 2	2.)					
Gate Threshold Voltage (Note 2 (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdd Threshold Temperature Coeffici	VGS(th)	1.0	1.6 5.0	2.0	Vdc mV/°C	
Static Drain-to-Source On-Rec (VGS = 4.0 Vdc, I <sub>D</sub> = 10 Adc (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc	R <sub>DS(on)</sub>	_ _	28 23	31 27	mΩ	
Static Drain-to-Source On-Resistance (Note 2.)  (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 20 Adc)  (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 150°C)		V <sub>DS(on)</sub>	_ _	0.48 0.40	0.54 -	Vdc
Forward Transconductance (No	9FS	_	21	-	mhos	
DYNAMIC CHARACTERISTICS		•	•			•
Input Capacitance		C <sub>iss</sub>	_	1005	1260	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	C <sub>oss</sub>	_	271	420	-
Transfer Capacitance		C <sub>rss</sub>	-	87	112	
SWITCHING CHARACTERISTIC	CS (Note 3.)					
Turn-On Delay Time		<sup>t</sup> d(on)	_	17	25	ns
Rise Time	$(V_{DD} = 20 \text{ Vdc}, I_{D} = 20 \text{ Adc}, V_{GS} = 5.0 \text{ Vdc},$	t <sub>r</sub>	_	137	160	
Turn-Off Delay Time	$R_G = 9.1 \Omega$ ) (Note 2.)	td(off)	_	38	45	
Fall Time		t <sub>f</sub>	_	31	40	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 10 Vdc) (Note 2.)	QT	_	13.8	18.9	nC
		Q <sub>1</sub>	_	2.8	-	
		Q <sub>2</sub>	_	6.6	ı	
SOURCE-DRAIN DIODE CHAR	ACTERISTICS					
Forward On–Voltage	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (Note 2.) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	_ _	1.0 0.9	1.15 –	Vdc
Reverse Recovery Time		t <sub>rr</sub>	_	23	_	ns
		t <sub>a</sub>	_	13	_	1
	$(I_S = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 2.)}$	t <sub>b</sub>	_	10	_	1
Reverse Recovery Stored Charge	, ,	Q <sub>RR</sub>	_	0.017	-	μС

Charge

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and **Temperature** 




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage** 




Figure 5. On-Resistance Variation with **Temperature** 




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current





Figure 11. Maximum Avalanche Energy vs. Starting Junction Temperature

### **PACKAGE DIMENSIONS**

#### DPAK CASE 369A-13 **ISSUE AA**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.250	5.97	6.35
В	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.180	BSC	2 4.58 BS	
Н	0.034	0.040	0.87	1.01
L	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
٦	0.090 BSC		2.29 BSC	
R	0.175	0.215	4.45	5.46
S	0.020	0.050	0.51	1.27
U	0.020		0.51	
٧	0.030	0.050	0.77	1.27
Z	0.138		3.51	

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

#### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET) Email: ONlit–french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Phone: (+1) 303–308–7142 (Mor Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

**Spanish Phone**: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

**Phone**: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

**Toll Free** from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

**Phone**: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.