Power MOSFET 75 Amps, 30 Volts N-Channel TO-220 and D²PAK

This Logic Level Vertical Power MOSFET is a general purpose part that provides the "best of design" available today in a low cost power package. Avalanche energy issues make this part an ideal design in. The drain-to-source diode has a ideal fast but soft recovery.

Features

- Ultra-Low R_{DS(on)}, Single Base, Advanced Technology
- SPICE Parameters Available
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperatures
- High Avalanche Energy Specified
- $\bullet\,$ ESD JEDAC Rated HBM Class 1, MM Class B, CDM Class 0

Typical Applications

- Power Supplies
- Inductive Loads
- PWM Motor Controls
- Replaces MTP75N03HDL and MTB75N03HDL in Many Applications




ON Semiconductor®

http://onsemi.com

75 AMPERES 30 VOLTS

 $R_{DS(on)} = 8 \text{ m}\Omega$

N-Channel








CASE 418B

STYLE 2

MARKING DIAGRAMS & PIN ASSIGNMENTS



ORDERING INFORMATION

Device	Package	Shipping
NTP75N03L09	TO-220	50 Units/Rail
NTB75N03L09	D2PAK	50 Units/Rail
NTB75N03L09T4	D2PAK	800/Tape & Reel

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	30	Vdc
Drain-to-Gate Voltage (RGS = 10 $M\Omega$)	V _{DGB}	30	Vdc
Gate-to-Source Voltage - Continuous	V _{GS}	±20	Vdc
Non-repetitive (tp ≤ 10 ms)	V _{GS}	±24	Vdc
Drain Current - Continuous @ $T_A = 25^{\circ}C$ - Continuous @ $T_A = 100^{\circ}C$ - Single Pulse (tp \leq 10 μ s)	I _D I _D I _{DM}	75 59 225	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (Note 1)	P _D	150 1.0 2.5	W W/°C W
Operating and Storage Temperature Range	T _J and T _{stg}	-55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J = 25^{\circ}C$ ($V_{DD} = 38$ Vdc, $V_{GS} = 10$ Vdc, $L = 1$ mH, $I_L(pk) = 55$ A, $V_{DS} = 40$ Vdc)	E _{AS}	1500	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient - Junction-to-Ambient (Note 1)	R _{θJC} R _{θJA} R _{θJA}	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T _L	260	°C

^{1.} When surface mounted to an FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

ELECTRICAL CHARACTE	Symbol	Min	Тур.	Max	Unit	
	Characteristic	Cyllibol	141111	iyp.	IVIAA	J.III
OFF CHARACTERISTICS Drain - Source Breakdown Voltage (Note 2) (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Negative)			30	34 -57		Vdc mV°C
Zero Gate Voltage Drain Current (V _{DS} = 30 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 30 Vdc, V _{GS} = 0 Vdc, T _J = 150°C)			- -		1.0 10	μAdc
Gate-Body Leakage Current $(V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$			-	-	±100	nAdc
ON CHARACTERISTICS (Note	e 2)					
Gate Threshold Voltage (Note 2) $ (V_{DS} = V_{GS}, I_D = 250 \ \mu Adc) $ Threshold Temperature Coefficient (Negative)			1.0 -	1.6 -6	2.0	Vdc mV°C
Static Drain-to-Source On-Resistance (Note 2) $(V_{GS} = 5.0 \text{ Vdc}, I_D = 37.5 \text{ Adc})$			-	6.5	8.0	mΩ
Static Drain-to-Source On Resistance (Note 2) $ (V_{GS} = 10 \text{ Vdc}, I_D = 75 \text{ Adc}) $ $ (V_{GS} = 10 \text{ Vdc}, I_D = 37.5 \text{ Adc}, T_J = 125^{\circ}\text{C}) $			- -	0.52 0.35	0.68 0.50	Vdc
Forward Transconductance (Notes 2 & 4) (V _{DS} = 3 Vdc, I _D = 20 Adc)			-	58	-	mΩ
DYNAMIC CHARACTERIS	STICS (Note 4)					
Input Capacitance		C _{iss}	-	4398	5635	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0,$ f = 1.0 MHz)	C _{oss}	-	1160	1894	
Transfer Capacitance	,	C _{rss}	-	317	430	
SWITCHING CHARACTER	RISTICS (Notes 3 & 4)					
Turn-On Delay Time		t _{d(on)}	-	16	30	ns
Rise Time	$(V_{GS} = 5.0 \text{ Vdc}, V_{DD} = 20 \text{ Vdc}, I_{D} = 75 \text{ Adc},$	t _r	-	130	200	
Turn-Of f Delay Time	$R_G = 4.7 \Omega$ (Note 2)	t _{d(off)}	-	65	110	
Fall Time		t _f	-	105	175	
Gate Charge	$(V_{GS} = 5.0 \text{ Vdc}, I_{D} = 75 \text{ Adc}, V_{DS} = 24 \text{ Vdc}) \text{ (Note 2)}$	Q_{T}	1	52	122	nC
		Q_1	-	6.6	28	_
		Q_2	-	28	66	
SOURCE-DRAIN DIODE (CHARACTERISTICS					
Forward On-Voltage	$(I_S = 75 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 75 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$ (Note 2)	V_{SD}	-	1.19 1.09	1.25 -	Vdc
Reverse Recovery Time	(I _S = 75 Adc, V _{GS} = 0 Vdc dI _S /dt = 100 A/μs) (Note 2)	t _{rr}	-	37	-	ns
(Note 4)		ta	-	20	-	
Reverse Recovery Stored		t _b	-	17	-	μС
Charge (Note 4)		Q _{RR}	-	0.023	-	

- Pulse Test: Pulse Width ≤ 300 μS, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.
 From characterization test data.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and **Temperature**




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage**




Figure 5. On-Resistance Variation Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current





Figure 11. Maximum Avalanche Energy vs. Starting Junction Temperature

PACKAGE DIMENSIONS

TO-220 THREE-LEAD **TO-220AB**

CASE 221A-09 **ISSUE AA**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	INCHES		IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
H	0.110	0.155	2.80	3.93
7	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
5	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

- STYLE 5:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

PACKAGE DIMENSIONS

D²PAK CASE 418B-04 ISSUE H



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. 418B-01 THRU 418B-03 OBSOLETE, NEW STANDARD 418B-04.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.340	0.380	8.64	9.65
В	0.380	0.405	9.65	10.29
С	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
F	0.310	0.350	7.87	8.89
G	0.100 BSC		2.54 BSC	
Н	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
L	0.052	0.072	1.32	1.83
M	0.280	0.320	7.11	8.13
N	0.197 REF		5.00 REF	
Р	0.079 REF		2.00 REF	
R	0.039	REF	0.99 REF	
S	0.575	0.625	14.60	15.88
V	0.045	0.055	1 14	1 40

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.