2.5V/3.3V 1:20 Differential **HSTL/ECL/PECL Clock Driver**

The NB100LVEP221 is a low skew 1-to-20 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The two clock inputs are differential ECL/PECL; CLK1/CLK1 can also receive HSTL signal levels. The LVPECL input signals can be either differential configuration or single-ended (if the V_{BB} output is used).

The LVEP221 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure tightest skew, both sides of differential outputs should be terminated identically into 50 Ω even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The NB100LVEP221, as with most other ECL devices, can be operated from a positive V_{CC} supply in LVPECL mode. This allows the LVEP221 to be used for high performance clock distribution in +3.3 V or +2.5 V systems. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For more information on PECL terminations, designers should refer to Application Note AND8020/D.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended LVPECL input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

Single-ended CLK input operation is limited to a $V_{CC} \ge 3.0 \text{ V}$ in LVPECL mode, or $V_{EE} \le -3.0 \text{ V}$ in NECL mode.

- 15 ps Typical Output-to-Output Skew
- 40 ps Typical Device-to- Device Skew
- Jitter Less than 2 ps RMS
- Maximum Frequency > 1.0 GHz Typical
- Thermally Enhanced 52-Lead LQFP
- V_{BB} Output
- 540 ps Typical Propagation Delay
- LVPECL and HSTL Mode Operating Range:
 - $V_{CC} = 2.375 \text{ V to } 3.8 \text{ V with } V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range:

 $V_{CC} = 0 \text{ V with } V_{EE} = -2.375 \text{ V to } -3.8 \text{ V}$

- Q Output will Default Low with Inputs Open or at V_{EE}
- Pin Compatible with Motorola MC100EP221




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM*



52-LEAD LQFP THERMALLY ENHANCED **CASE 848H FA SUFFIX**



= Assembly Location

WL = Wafer Lot


YY = Year

WW = Work Week

*For additional information, refer to Application Note AND8002/D

ORDERING INFORMATION

Device	Package	Shipping		
NB100LVEP221FA	LQFP-52	160 Units/Tray		
NB100LVEP221FAR2	LQFP-52	1500/Tape & Reel		



All V_{CC} , V_{CCO} , and V_{EE} pins must be externally connected to appropriate Power Supply to guarantee proper operation. The thermally conductive exposed pad on package bottom (see package case drawing) must be attached to a heat-sinking conduit, capable of transferring 1.2 Watts. This exposed pad is electrically connected to V_{EE} internally.

Figure 1. 52-Lead LQFP Pinout (Top View)

PIN DESCRIPTION

PIN	FUNCTION			
CLK0*, <u>CLK0</u> **	ECL/PECL Differential Inputs			
CLK1*, CLK1**	ECL/PECL or HSTL Differential Inputs			
Q0:19, Q0:19	ECL/PECL Differential Outputs			
CLK_SEL*	ECL/PECL Active Clock Select Input			
V _{BB}	Reference Voltage Output			
V _{CC} /V _{CCO}	Positive Supply			
V _{EE***}	Negative Supply			

- * Pins will default LOW when left open.
- ** Pins will default HIGH when left open.
- ***The thermally conductive exposed pad on the bottom of the package is electrically connected to $V_{\sf EE}$ internally.

FUNCTION TABLE

CLK_SEL	Active Input
L	CLK0, <u>CLK0</u>
H	CLK1, <u>CLK1</u>




Figure 2. Logic Diagram

ATTRIBUTES

Characteri	Characteristics							
Internal Input Pulldown Resistor		75 kΩ						
Internal Input Pullup Resistor		37.5 kΩ						
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 200 V > 2 kV						
Moisture Sensitivity (Note 1)		Level 3						
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in						
Transistor Count		533 Devices						
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test								

^{1.} For additional information, refer to Application Note AND8003/D.

MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		6	V
V _{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$V_{I} \le V_{CC}$ $V_{I} \ge V_{EE}$	6 -6	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
TA	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (See Application Information)	0 LFPM 500 LFPM	52 LQFP 52 LQFP	35.6 30	°C/W
θЈС	Thermal Resistance (Junction-to-Case) (See Application Information)	0 LFPM 500 LFPM	52 LQFP 52 LQFP	3.2 6.4	°C/W
T _{sol}	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

^{2.} Maximum Ratings are those values beyond which device damage may occur.

LVPECL DC CHARACTERISTICS $V_{CC} = 2.5 \text{ V}; V_{EE} = 0 \text{ V} \text{ (Note 3)}$

			-40 °C			25°C		85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	100	125	150	104	130	156	116	145	174	mA
V _{OH}	Output HIGH Voltage (Note 4)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V _{OL}	Output LOW Voltage (Note 4)	555	680	900	555	680	900	555	680	900	mV
V _{IH}	Input HIGH Voltage (Single-Ended) (Note 5)	1335		1620	1335		1620	1275		1620	mV
V_{IL}	Input LOW Voltage (Single-Ended) (Note 5)	555		900	555		900	555		900	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 6) CLK0/CLK0 CLK1/CLK1	1.2 0.3		2.5 1.6	1.2 0.3		2.5 1.6	1.2 0.3		2.5 1.6	V V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 3. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary + 0.125 V to -1.3 V.
- 4. All outputs loaded with 50 Ω to V_{CC} 2.0 V. 5. Do not use V_{BB} at V_{CC} < 3.0 V.
- 6. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

LVPECL DC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$; $V_{EE} = 0 \text{ V}$ (Note 7)

			-40 °C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	100	125	150	104	130	156	116	145	174	mA
V _{OH}	Output HIGH Voltage (Note 8)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V _{OL}	Output LOW Voltage (Note 8)	1355	1480	1700	1355	1480	1700	1355	1480	1700	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V _{IL}	Input LOW Voltage (Single-Ended)	1355		1700	1355		1700	1355		1700	mV
V_{BB}	Output Reference Voltage (Note 9)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V _{IHCMR} Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10) CLK0/CLK0 CLK1/CLK1		1.2 0.3		3.3 1.6	1.2 0.3		3.3 1.6	1.2 0.3		3.3 1.6	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 7. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary + 0.925 V to -0.5 V.
- 8. All outputs loaded with 50 Ω to V_{CC} 2.0 V.

LVNECL DC CHARACTERISTICS $V_{CC} = 0 \text{ V}, V_{EE} = -2.375 \text{ V} \text{ to } -3.8 \text{ V} \text{ (Note 11)}$

		-40 °C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	100	125	150	104	130	156	116	145	174	mA
V _{OH}	Output HIGH Voltage (Note 12)	-1 145	-1020	-895	-1 145	-1020	-895	-1 145	-1020	-895	mV
V _{OL}	V _{OL} Output LOW Voltage (Note 12)		-1820	-1600	-1945	-1820	-1600	-1945	-1820	-1600	mV
V _{IH}	Input HIGH Voltage (Single-Ended) Input LOW Voltage (Single-Ended)			-880	-1 165		-880	-1 165		-880	mV
V_{IL}				-1600	-1945		-1600	-1945		-1600	mV
V_{BB}	Output Reference Voltage (Note 13)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 14) CLK0/CLK0 CLK1/CLK1		+ 1.2 + 0.3	0.0 -0.9	V _{EE} ·	+ 1.2 + 0.3	0.0 -0.9		+ 1.2 + 0.3	0.0 -0.9	> >
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 11. Input and output parameters vary 1:1 with V_{CC}.
- 12. All outputs loaded with 50 Ω to V_{CC}-2.0 V. 13. Single-ended input operation is limited V_{EE} \leq -3.0V in NECL mode.

^{9.} Single-ended input operation is limited $V_{CC} \ge 3.0 \text{ V}$ in LVPECL mode. $10.V_{IHCMR}$ min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

^{14.} V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

HSTL DC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$; $V_{EE} = 0 \text{ V}$

		0°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{IH}	Input HIGH Voltage CLK1/CLK1	V _x +100		1600	V _x +100		1600	V _x +100		1600	mV
V _{IL}	Input LOW Voltage CLK1/CLK1	-300		V _x -100	-300		V _x -100	-300		V _x -100	mV
V _X	Differential Configuration Cross Point Voltage	680		900	680		900	680		900	mV
I _{IH}	Input HIGH Current	-150		150	-150		150	-150		150	μΑ
I _{IL}	Input LOW Current CLK1	-150 -250			-150 -250			-150 -250			μΑ

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

AC CHARACTERISTICS $V_{CC} = 0$ V; $V_{EE} = -2.375$ to -3.8 V or $V_{CC} = 2.375$ to 3.8 V; $V_{EE} = 0$ V (Note 15)

			-40 °C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{Opp}	Differential Output Voltage (Figure 3) $ \begin{array}{c} f_{out} < 50 \text{ MHz} \\ f_{out} < 0.8 \text{ GHz} \\ f_{out} < 1.0 \text{ GHz} \end{array} $	550 550 500	700 700 700		600 550 500	700 700 700		600 500 400	700 700 600		mV mV mV
t _{PLH} /t _{PHL}	Propagation Delay (Differential Configuration) CLK0-Qx CLK1-Qx		540 590	600 640		540 590	660 710		540 590	750 800	ps ps
t _{skew}	Within-Device Skew (Note 16) Device-to-Device Skew (Note 17)		15 40	50 200		15 40	50 200		15 40	50 200	ps ps
t _{JITTER}	Random Clock Jitter (RMS) (Figure 3)		1	2		1	2		1	2	ps
V _{PP}	Input Swing (Differential Configuration) (Note 18) (Figure 4) CLK0 CLK1 HSTL	400 300	800 800	1200 1000	400 300	800 800	1200 1000	400 300	800 800	1200 1000	mV mV
DCO	Output Duty Cycle	49.5	50	50.5	49.5	50	50.5	49.5	50	50.5	%
t _r /t _f	Output Rise/Fall Time (20%-80%)	100	200	300	100	200	300	150	250	350	ps

^{15.} Measured with 750 mV source (LVPECL) or 1 V (HSTL) source, 50% duty cycle clock source. All outputs loaded with 50 Ω to V_{CC}-2 V. 16. Skew is measured between outputs under identical transitions and conditions on any one device. 17. Device-to-Device skew for identical transitions, outputs and V_{CC} levels.

^{18.} V_{PP} is the differential configuration input voltage swing required to maintain AC characteristics.





Figure 3. Output Voltage (V_{OPP})/Jitter versus Input Frequency (V_{CC} - V_{EE} = 3.3 V @ 25°C)






Figure 4. LVPECL Differential Input Levels

Figure 5. HSTL Differential Input Levels




Figure 6. Typical Termination for Output Driver and Device Evaluation (Refer to Application Note AND8020 - Termination of ECL Logic Devices.)

Resource Reference of Application Notes

AN1405 - ECL Clock Distribution Techniques

AND8002 - Marking and Date Codes

AND8009 - ECLinPS Plus Spice I/O Model Kit
AND8020 - Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at http://onsemi.com.

APPLICATIONS INFORMATION

Using the thermally enhanced package of the NB100LVEP221

The NB100LVEP221 uses a thermally enhanced 52-lead LQFP package. The package is molded so that a portion of the leadframe is exposed at the surface of the package bottom side. This exposed metal pad will provide the low thermal impedance that supports the power consumption of the NB100LVEP221 high-speed bipolar integrated circuit and will ease the power management task for the system design. In multilayer board designs, a thermal land pattern on the printed circuit board and thermal vias are recommended to maximize both the removal of heat from the package and electrical performance of the NB100LVEP221. The size of the land pattern can be larger, smaller, or even take on a different shape than the exposed pad on the package. However, the solderable area should be at least the same size and shape as the exposed pad on the package. Direct soldering of the exposed pad to the thermal land will provide an efficient thermal conduit. The thermal vias will connect the exposed pad of the package to internal copper planes of the board. The number of vias, spacing, via diameters and land pattern design depend on the application and the amount of heat to be removed from the package.

Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern.

The recommended thermal land design for NB100LVEP221 applications on multi-layer boards comprises a 4 X 4 thermal via array using a 1.2 mm pitch as shown in Figure 7 providing an efficient heat removal path.




Figure 7. Recommended Thermal Land Pattern

The via diameter should be approximately 0.3 mm with 1 oz. copper via barrel plating. Solder wicking inside the via may result in voiding during the solder process and must be avoided. If the copper plating does not plug the vias, stencil print solder paste onto the printed circuit pad. This will

supply enough solder paste to fill those vias and not starve the solder joints. The attachment process for the exposed pad package is equivalent to standard surface mount packages. Figure 8, "Recommended solder mask openings", shows a recommended solder mask opening with respect to a 4 X 4 thermal via array. Because a large solder mask opening may result in a poor rework release, the opening should be subdivided as shown in Figure 8. For the nominal package standoff of 0.1 mm, a stencil thickness of 5 to 8 mils should be considered.




Figure 8. Recommended Solder Mask Openings

Proper thermal management is critical for reliable system operation. This is especially true for high-fanout and high output drive capability products.

For thermal system analysis and junction temperature calculation, the thermal resistance parameters of the package are provided:

Table 1. Thermal Resistance *

LFPM	θJA °C/W	θJC _° C/W
0	35.6	3.2
100	32.8	4.9
500	30.0	6.4


^{*} Junction to ambient and Junction to board, four-conductor layer test board (2S2P) per JESD 51-8

These recommendations are to be used as a guideline, only. It is therefore recommended that users employ sufficient thermal modeling analysis to assist in applying the general recommendations to their particular application to assure adequate thermal performance. The exposed pad of the NB100LVEP221 package \underline{is} electrically shorted to the substrate of the integrated circuit and V_{EE} . The thermal land should be electrically connected to V_{EE} .

PACKAGE DIMENSIONS

LQFP 52 LEAD EXPOSED PAD PACKAGE

CASE 848H-01 **ISSUE A**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MM.
 3. DATUM PLANE "E" IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT
- THE BOTTOM OF THE PARTING PLANE.

 4. DATUM "X", "Y" AND "Z" TO BE DETERMINED AT DATUM PLANE DATUM "E".
- DIMENSIONS M AND L TO BE DETERMINED AT SEATING PLANE DATUM "T".
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLAND "E".

 7. DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM D DIMENSION BY MORE THAN 0.08 (0.003). DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 (0.003).

	MILLIN	IETERS	INC	HES				
DIM	MIN	MAX	MIN	MAX				
Α	10.00	BSC	0.394 BSC					
В	10.00	BSC	0.394 BSC					
С	1.30	1.50	0.051	0.059				
D	0.22	0.40	0.009	0.016				
F	0.45	0.75	0.018	0.030				
G	0.65	BSC	0.026	BSC				
Н	1.00	REF	0.039	BSC				
J	0.09	0.20	0.004	0.008				
K	0.05	0.20	0.002	0.008				
L	12.00	BSC	0.472 BSC					
M	12.00	BSC	0.472	BSC				
N		REF	0.008 REF					
P	0 °	7 °	0 °	7°				
R	0 °		0 °					
S		1.70		0.067				
٧	12 °	REF	12 °	REF				
W	12°	REF	12 °	REF				
AA	0.20	0.35	0.008	0.014				
AB	AB 0.07 (0.003	0.006				
AC	AC 0.08 0.20		0.003	0.008				
AD	AD 4.58 4.78		0.180	0.188				
AE	4.58	4.78	0.180	0.188				



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.