

NB100LVEP17

2.5V / 3.3V / 5V ECL Quad Differential Driver/Receiver

The NB100LVEP17 is a 4-bit differential line receiver. The design incorporates two stages of gain, internal to the device, making it an excellent choice for use in high bandwidth amplifier applications.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

Inputs of unused gates can be left open and will not affect the operation of the rest of the device.


- 250 ps Typical Propagation Delay
- Maximum Frequency > 2.5 GHz Typical
- Low Profile QFN Package
- Flow through Pinout
- PECL Mode Operating Range: $V_{CC} = 2.375$ V to 5.5 V with $V_{EE} = 0$ V
- NECL Mode Operating Range: $V_{CC} = 0$ V with $V_{EE} = -2.375$ V to -5.5 V
- Q Output Will Default LOW with Inputs Open or at V_{EE}
- V_{BB} Output




ON Semiconductor®

<http://onsemi.com>


MARKING DIAGRAMS*



TSSOP-20
DT SUFFIX
CASE 948E



24 PIN QFN
MN SUFFIX
CASE 485L



A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

*For additional information, see Application Note AND8002/D

ORDERING INFORMATION

Device	Package	Shipping
NB100LVEP17DT	TSSOP-20	75 Units/Rail
NB100LVEP17DTR2	TSSOP-20	2500/Tape & Reel
NB100LVEP17MN	QFN-24	93 Units/Rail
NB100LVEP17MNR2	QFN-24	3000/Tape & Reel

NB100LVEP17




Figure 1. Logic Diagram

PIN DESCRIPTION

PIN	FUNCTION
D[0:3]*, $\overline{D}[0:3]^*$	ECL Differential Data Inputs
Q[0:3], $\overline{Q}[0:3]$	ECL Differential Data Outputs
V _{BB}	Reference Voltage Output
V _{CC} **	Positive Supply
V _{EE} **	Negative Supply

*Pins will default differentially LOW when left open.
 **All V_{CC} and V_{EE} pins must be externally connected to power supply to guarantee proper operation.




Figure 2. TSSOP-20 Lead Pinout (Top View)




Figure 3. QFN-24 Lead Pinout (Top View)

ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	37 kΩ
ESD Protection	Human Body Model Machine Model Charged Device Model
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Level 1
Flammability Rating	Oxygen Index: 28 to 34
Transistor Count	274 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

NB100LVEP17

MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		6	V
V _{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-6	V
V _I	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	V _I ≤ V _{CC} V _I ≥ V _{EE}	6 -6	V V
I _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			±0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ _{JA}	Thermal Resistance (Junction-to-Ambient) JESD 51-3 (1S - Single Layer Test Board)	0 LFPM 500 LFPM	20 TSSOP 20 TSSOP	140 50	°C/W °C/W
θ _{JA}	Thermal Resistance (Junction-to-Ambient) TGSD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias	0 LFPM	24 QFN	47.3	°C/W
θ _{JC}	Thermal Resistance (Junction-to-Case)	std bd	20 TSSOP	23 to 41	°C/W
T _{sol}	Wave Solder	<2 to 3 sec @ 248°C		265	°C

2. Maximum Ratings are those values beyond which device damage may occur.

DC CHARACTERISTICS, PECL V_{CC} = 2.5 V; V_{EE} = 0 V (Note 3)

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I _{EE}	Power Supply Current	30	40	50	30	40	50	30	40	55	mA
V _{OH}	Output HIGH Voltage (Note 4)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V _{OL}	Output LOW Voltage (Note 4)	555	775	900	555	775	900	555	775	900	mV
V _{IH}	Input HIGH Voltage (Single-Ended) (Note 5)	1335		1620	1335		1620	1275		1620	mV
V _{IL}	Input LOW Voltage (Single-Ended) (Note 5)	555		875	555		875	555		875	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 6)	1.2		2.5	1.2		2.5	1.2		2.5	V
I _{IH}	Input HIGH Current			150			150			150	μA
I _{IL}	Input LOW Current	D D	0.5 -150		0.5 -150			0.5 -150			μA

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

3. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary + 0.125 V to -1.3 V.

4. All loading with 50 Ω to V_{EE}.

5. Do not use V_{BB} at V_{CC} < 3.0 V.

6. V_{IHCMR} min varies 1:1 with V_{EE}. V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

NB100LVEP17

DC CHARACTERISTICS, PECL $V_{CC} = 3.3\text{ V}$; $V_{EE} = 0\text{ V}$ (Note 7)

Symbol	Characteristic	-40 °C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	30	40	50	30	40	50	30	40	55	mA
V_{OH}	Output HIGH Voltage (Note 8)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V_{OL}	Output LOW Voltage (Note 8)	1355	1575	1700	1355	1575	1700	1355	1575	1700	mV
V_{IH}	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V_{IL}	Input LOW Voltage (Single-Ended)	1355		1675	1355		1675	1355		1675	mV
V_{BB}	Output Reference Voltage (Note 9)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 10)	1.2		3.3	1.2		3.3	1.2		3.3	V
I_{IH}	Input HIGH Current			150			150			150	μA
I_{IL}	Input LOW Current	$\frac{D}{D}$ 0.5 -150			0.5 -150			0.5 -150			μA

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfm is maintained.

7. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary + 0.925 V to -0.5 V.

8. All loading with 50 Ω to V_{CC} - 2.0 volts.

9. Single ended input operation is limited $V_{CC} \geq 3.0\text{ V}$ in PECL mode.

10. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

DC CHARACTERISTICS, PECL $V_{CC} = 5.0\text{ V}$, $V_{EE} = 0\text{ V}$ (Note 11)

Symbol	Characteristic	-40 °C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	30	40	50	30	40	55	30	40	55	mA
V_{OH}	Output HIGH Voltage (Note 12)	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV
V_{OL}	Output LOW Voltage (Note 12)	3055	3275	3400	3055	3275	3400	3055	3275	3400	mV
V_{IH}	Input HIGH Voltage	3775		4120	3775		4120	3775		4120	mV
V_{IL}	Input LOW Voltage	3055		3375	3055		3375	3055		3375	mV
V_{BB}	Output Voltage Reference	3475	3575	3675	3475	3575	3675	3475	3575	3675	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 13)	1.2		5.0	1.2		5.0	1.2		5.0	V
I_{IH}	Input HIGH Current			150			150			150	μA
I_{IL}	Input LOW Current	$\frac{D}{D}$ 0.5 -150			0.5 -150			0.5 -150			μA

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.

11. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +2.0 V to -0.5 V.

12. All loading with 50 ohms to V_{CC} -2.0 volts.

13. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

NB100LVEP17

DC CHARACTERISTICS, NECL $V_{CC} = 0$ V, $V_{EE} = -2.375$ V to -3.8 V (Note 14)

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	30	40	50	30	40	50	30	40	55	mA
V_{OH}	Output HIGH Voltage (Note 15)	-1 145	-1020	-895	-1 145	-1020	-895	-1 145	-1020	-895	mV
V_{OL}	Output LOW Voltage (Note 15)	-1945	-1725	-1600	-1945	-1725	-1600	-1945	-1725	-1600	mV
V_{IH}	Input HIGH Voltage (Single-Ended)	-1 165		-880	-1 165		-880	-1 165		-880	mV
V_{IL}	Input LOW Voltage (Single-Ended)	-1945		-1600	-1945		-1600	-1945		-1600	mV
V_{BB}	Output Reference Voltage (Note 16)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 17)	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	V
I_{IH}	Input HIGH Current			150			150			150	μ A
I_{IL}	Input LOW Current	$\frac{D}{D}$ 0.5 -150			0.5 -150			0.5 -150			μ A

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfm is maintained.

14. Input and output parameters vary 1:1 with V_{CC} .

15. All loading with 50 Ω to V_{CC} -2.0 volts.

16. Single ended input operation is limited $V_{EE} \leq -3.0$ V in NECL mode.

17. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

DC CHARACTERISTICS, NECL $V_{CC} = 0$ V, $V_{EE} = -3.8$ V to -5.5 V (Note 18)

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	30	40	50	30	40	55	30	40	55	mA
V_{OH}	Output HIGH Voltage (Note 19)	-1 145	-1020	-895	-1 145	-1020	-895	-1 145	-1020	-895	mV
V_{OL}	Output LOW Voltage (Note 19)	-1945	-1725	-1600	-1945	-1725	-1600	-1945	-1725	-1600	mV
V_{IH}	Input HIGH Voltage	-1 165		-880	-1 165		-880	-1 165		-880	mV
V_{IL}	Input LOW Voltage	-1945		-1625	-1945		-1625	-1945		-1625	mV
V_{BB}	Output Reference Voltage (Note 20)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 21)	$V_{EE}+1.2$		0.0	$V_{EE}+1.2$		0.0	$V_{EE}+1.2$		0.0	V
I_{IH}	Input HIGH Current			150			150			150	μ A
I_{IL}	Input LOW Current	$\frac{D}{D}$ 0.5 -150			0.5 -150			0.5 -150			μ A

NOTE: LVEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.

18. Input and output parameters vary 1:1 with V_{CC} .

19. All loading with 50 Ω to V_{CC} -2.0 volts.

20. Single-Ended input operation is limited to V_{EE} from -3.0 V to -5.5 V in NECL mode.

21. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

NB100LVEP17

AC CHARACTERISTICS $V_{CC} = 0\text{ V}$; $V_{EE} = -2.375\text{ V}$ to -3.8 V or $V_{CC} = 2.375\text{ V}$ to 3.8 V ; $V_{EE} = 0\text{ V}$ (Note 22)

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{opp}	Output Voltage Amplitude (See Figures 4, 5) $f_{in} < 1\text{ GHz}$ $f_{in} = 2\text{ GHz}$ $f_{in} = 2.5\text{ GHz}$	600 400 300	700 500 400		600 325 250	700 500 400		550 300 200	700 500 400		mV
t_{PLH} , t_{PHL}	Propagation Delay to Output Differential D to Q, $\bar{Q}$	200	250	325	200	250	325	225	300	350	ps
t_{skew}	Pulse Skew (Note 23) Within Device Skew (Note 25) Device-to-Device Skew (Note 25)		5 5 25	25 25 100		5 5 25	25 25 100		5 5 25	25 25 100	ps
t_{JITTER}	RMS Random Clock Jitter (Note 26) Peak-to-Peak Data Dependent Jitter (Note 27) $f_{in} = 2.5\text{ GHz}$ $f_{in} = 1.5\text{ Gbps}$ $f_{in} = 2.5\text{ Gbps}$		0.5 5 5	1 15 15		0.5 5 5	1 15 15		0.5 5 5	1 15 15	ps
V_{PP}	Input Voltage Swing (Note 28)	150	800	1200	150	800	1200	150	800	1200	mV
t_r , t_f	Output Rise/Fall Times (20% - 80%) Q, $\bar{Q}$	125	175	225	140	190	240	150	200	250	ps

22. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to $V_{CC}-2.0\text{ V}$.

23. Pulse Skew = $|t_{PLH} - t_{PHL}|$

24. Worst case difference between Q0 and Q1 outputs.

25. Skew is measured between outputs under identical transitions.

26. Additive RMS jitter with 50% Duty Cycle Clock Signal at 2.5 GHz.

27. Peak-to-Peak jitter with input NRZ data at PRBS 2³¹-1 at 2.5 Gbps with all inputs active.

28. Input voltage swing is a single-ended measurement operating in differential mode, with minimum propagation change of 50 ps.

AC CHARACTERISTICS $V_{CC} = 0\text{ V}$; $V_{EE} = -4.2\text{ V}$ to -5.5 V or $V_{CC} = 4.2\text{ V}$ to 5.5 V ; $V_{EE} = 0\text{ V}$ (Note 29)

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{opp}	Output Voltage Amplitude (See Figure 6) $f_{in} < 1\text{ GHz}$ $f_{in} = 2\text{ GHz}$ $f_{in} = 2.5\text{ GHz}$	650 450 350	750 550 450		650 425 300	750 525 400		650 350 250	750 450 350		mV
t_{PLH} , t_{PHL}	Propagation Delay to Output Differential D to Q, $\bar{Q}$	200	250	325	200	250	325	225	300	350	ps
t_{skew}	Pulse Skew (Note 30) Within Device Skew (Note 31) Device-to-Device Skew (Note 32)		5 5 25	25 25 100		5 5 25	25 25 100		5 5 25	25 25 100	ps
t_{JITTER}	RMS Random Clock Jitter (Note 33) Peak-to-Peak Data Dependent Jitter (Note 34) $f_{in} = 2.5\text{ GHz}$ $f_{in} = 1.5\text{ Gbps}$ $f_{in} = 2.5\text{ Gbps}$		0.5 5 10	1 15 20		0.5 5 10	1 15 20		0.5 5 15	1 15 50	ps
V_{PP}	Input Voltage Swing (Note 35)	150	800	1200	150	800	1200	150	800	1200	mV
t_r , t_f	Output Rise/Fall Times (20% - 80%) Q, $\bar{Q}$	125	175	225	140	190	240	150	200	250	ps

29. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to $V_{CC}-2.0\text{ V}$.

30. Pulse Skew $|t_{PLH} - t_{PHL}|$

31. Worst case difference between Q0 and Q1 outputs.

32. Skew is measured between outputs under identical transitions.

33. Additive RMS jitter with 50% Duty Cycle Clock Signal at 2.5 GHz.

34. Peak-to-Peak jitter with input NRZ data at PRBS 2³¹-1 at 2.5 Gbps.

35. Input voltage swing is a single-ended measurement operating in differential mode, with minimum propagation change of 50 ps.

NB100LVEP17




Figure 4. Average Output Voltage (V_{opp}) versus Input Frequency (f_{in}) at $V_{CC} = 2.5$ V, Ambient Temperature




Figure 5. Average Output Voltage (V_{opp}) versus Input Frequency (f_{in}) at $V_{CC} = 3.3$ V, Ambient Temperature




Figure 6. Average Output Voltage (V_{opp}) versus Input Frequency (f_{in}) at $V_{CC} = 5.0$ V, Ambient Temperature

NB100LVEP17




Figure 7. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020 - Termination of ECL Logic Devices.)

Resource Reference of Application Notes


- AN1404** - ECLinPS Circuit Performance at Non-Standard V_{IH} Levels
- AN1405** - ECL Clock Distribution Techniques
- AN1406** - Designing with PECL (ECL at +5.0 V)
- AN1504** - Metastability and the ECLinPS Family
- AN1568** - Interfacing Between LVDS and ECL
- AN1650** - Using Wire-OR Ties in ECLinPS Designs
- AN1672** - The ECL Translator Guide
- AND8001** - Odd Number Counters Design
- AND8002** - Marking and Date Codes
- AND8009** - ECLinPS Plus Spice I/O Model Kit
- AND8020** - Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at <http://onsemi.com>.

NB100LVEP17

PACKAGE DIMENSIONS

TSSOP-20
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948E-02
ISSUE A



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	6.40	6.60	0.252	0.260
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8°

NB100LVEP17

PACKAGE DIMENSIONS

QFN 24
MN SUFFIX
24 PIN QFN, 4x4
CASE 485L-01
ISSUE O



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION *b* APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A2	0.60	0.80
A3	0.20	REF
b	0.23	0.28
D	4.00	BSC
D2	2.70	2.90
E	4.00	BSC
E2	2.70	2.90
e	0.50	BSC
L	0.35	0.45

Notes

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local
Sales Representative.