

FEATURES

- **HIGH OUTPUT POWER:** 35 W TYP
- **HIGH LINEAR GAIN:** 10 dB TYP
- **HIGH POWER ADDED EFFICIENCY:** 40% TYP
- **INTERNALLY MATCHED (IN/OUT)**

DESCRIPTION


The NEZ5964-35E is a 35 W GaAs MESFET designed for high output power and high gain at C-band for VSAT and microwave communications. It is capable of delivering 35 W of output power (CW) with high linear gain, high efficiency, and excellent linearity.

The device employs a Tungsten Silicide gate structure, via holes, plated heat sink, and silicon dioxide and nitride passivation for superior performance, thermal characteristics, and reliability.

Reliability and performance uniformity are assured by NEC's stringent quality and control procedures.

OUTLINE DIMENSIONS (Units in mm)

PACKAGE OUTLINE T-65



ELECTRICAL CHARACTERISTICS (T_c = 25°C)

PART NUMBER			NEZ5964-35E			TEST CONDITIONS
SYMBOLS	CHARACTERISTICS	UNITS	MIN	TYP	MAX	
I _{DSS}	Saturated Drain Current	A		20		V _{DS} = 2.5 V, V _{GS} = 0 V
V _P	Pinch-off Voltage	V	-4.0	-2.5		V _{DS} = 2.5 V, I _{DS} = 90 mA
R _{TH}	Thermal Resistance	°C/W		1.0	1.2	Channel to Case
G _L	Linear Gain	dB	9.0	10		P _{IN} = 29 dBm
P _{-1dB}	Output Power	dBm	45.0	45.5		V _{DS} = 10 V f = 5.9 to 6.45 GHz I _{DSQ} = 8 A (RF OFF) R _G = 25 Ω
I _D	Drain Current	A		8	9.5	
η _{ADD}	Power Added Efficiency	%		40		

ABSOLUTE MAXIMUM RATINGS¹

(T_c = 25 °C unless otherwise noted)

SYMBOLS	PARAMETERS	UNITS	RATINGS
V _{DS}	Drain to Source Voltage	V	15
V _{GS}	Gate to Source Voltage	V	-7
V _{GD}	Gate to Drain Voltage	V	-18
I _{DS}	Drain Current	A	20
I _G	Gate Current	mA	180
P _T	Total Power Dissipation	W	115
T _{CH}	Channel Temperature	°C	175
T _{STG}	Storage Temperature	°C	-65 to +175

Note:

1. Operation in excess of any one of these parameters may result in permanent damage.

RECOMMENDED OPERATING LIMITS

SYMBOLS	PARAMETERS	UNITS	MIN	TYP	MAX
V _{DS}	Drain to Source Voltage	V		10	10
G _{COMP}	Gain Compression	dB			3
T _{CH}	Channel Temperature	°C			+150
R _G	Gate Resistance ¹	Ω		25	

Note:

1. R_G is the series resistance between the gate supply and the FET gate.

TYPICAL PERFORMANCE CURVES (T_A = 25°C)

