

Period to Digital (P/D) Converter

Microprocessor - Compatible

NT304

FEATURES

- **High Resolution Pulse / Period Measurement (8 ns)**
- **Suited for High Accuracy Frequency Measurement**
- **Applicable to both FM and ϕ Demodulation**
- **98 dB Dynamic Range - Wide Bandwidth 4 MHz**
- **Single +5 Supply Voltage - CMOS Dissipation**
- **Directly Interfaces to Most DSPs and μ Ps**
- **Low Cost**
- **Buffered Data with Tri-State Outputs**
- **16 bit Resolution with 32 x 16 FIFO**
- **44 Pin Plastic Quad Flat Package (QFP)**

APPLICATIONS

RF Receivers
Telecommunications
Instrumentation
Modems
Fiber Optics
Bar Code Readers

GENERAL DESCRIPTION

The NT304 Period-to-Digital (P/D) Converter is a monolithic CMOS integrated circuit primarily designed for high resolution pulse or period measurements. The device can also be used for frequency measurement as in the case of Frequency-to-Voltage (F/V) conversions. It may be used as a standalone device or in conjunction with either a Digital Signal Processor (DSP) or a conventional μ P. In addition to high speed pulse / period and frequency measurements, it is capable of demodulating any FM or ϕ modulated signal. The device uses two internal, high speed, asynchronous counters which alternately measure the "half-cycle" periods between zero-crossing intervals of the input signal. Measurement of the intervals between zero-crossings is accomplished using an external clock source as a frequency reference. The period interval of the input signal appears as a digital 16 bit parallel data value at the output of the P/D converter.

Information furnished by NUMA Technologies is believed to be accurate and reliable. However, no responsibility is assumed by NUMA Technologies for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of NUMA Technologies.

NUMA Technologies
5551 Ridgewood Drive, Suite 303
Naples Florida 34108
Phone: (941) 591-8008 FAX: (941) 591-8704
3Q/94

PRODUCT DESCRIPTION

The all-CMOS construction of the NT304 Period-to-Digital (P/D) converter allows high speed operation with low power consumption. The NT304 is available as a commercial temperature range device, 0°C to +70°C, and as an industrial temperature range device, -20°C to +85°C. Both versions are available in several industry standard plastic package styles including quad flat pack (QFP) and shrunken quad flat pack (SQFP). Operation is guaranteed over the applicable temperature range and over the supply voltage of +4.5 V to +5.5 V.

CIRCUIT DESCRIPTION

A Functional block diagram of the NT304 Period-to-Digital (P/D) converter is shown in Fig.(1). The device consists of several major function blocks, including dual High-speed asynchronous counters, gating circuitry, control logic, interface circuitry, and a 32 x 16 first-in first-out (FIFO) memory with tri-state outputs.




Figure (1)

CIRCUIT DESCRIPTION - Cont.

The functional block diagram shown in Figure (1) depicts the NT304 Period-to-Digital (P/D) converter. The **Q** and **Q'** CMOS compatible inputs of the NT304 are usually connected to the outputs of a comparator configured as a zero-crossing detector. In this manner, signal zero crossing information is fed into the **Q** and **Q'** inputs of the NT304. This input signal provides timing information to the internal coincidence gates in the form of a gating signal. The internal timing and control circuitry provides additional control signals for the internal counters and subsequent data latches.

During an active HIGH signal condition at either of the **Q** or **Q'** inputs, the associated input's internal counter, will advance one count, starting at 0000H, for each clock cycle of the external reference clock connected to the (**CLK**) input pin. The maximum duty cycle for either input is set by the following formulae: **Duty Cycle** $\leq 1 - 8 * t_{PW} / T$, where **T** = $t_{PWH} + t_{PWL}$.

Numerical data equivalent to the period measurements of each "half-cycle" is shifted in an alternating manner into the internal 32 x 16 bit asynchronous first-in first-out memory (FIFO). This internal FIFO provides buffering of the period measurement values. The interface and processor control lines of the NT304 provide the interface to an external Digital Signal Processor or a general purpose μP . Data in the form of a 16 bit binary word is read from the NT304 using these interface and control lines. This conventional memory type interface allows the Digital Signal Processor to read information from the NT304 under processor control. Data is shifted out of the internal FIFO of the Period-to-Digital (P/D) converter in a sequential manner by issuing successive reads to the data output port of the NT304. Asynchronous operation of the NT304 is accomplished by reading the DATA Output port at a rate greater than 2X the input signal frequency to the Period-to-Digital (P/D) converter.

Synchronous operation of the NT304 is accomplished by using the DATA AVAILABLE (\overline{DA}) CMOS compatible output as an interrupt source. This interrupt may be used by the Digital Signal Processor or general purpose μP as an indication that data is available at the output of the NT304. An active LOW on the (\overline{DA}) output indicates the availability of data at the output of the FIFO. The data output port pins of the NT304 are tri-state CMOS compatible outputs allowing the data bus to be shared by other devices.

The internal clock divider stages provide division ratios of 4, 8, 16, 32, and 64, respectively, of the **CLK** input. The CMOS compatible divider outputs maybe used as a clock source for other devices, such as DSPs or μPs . For proper operation, care must be taken in observing output loading in order to preserve output symmetry. Output buffering is recommended for output loads of more than one CMOS or equivalent input.

PIN DESCRIPTIONS

This section summarizes the pin descriptions of the NT304 Period-to-Digital (P/D) converter by interface.

Pin Name	Type	Function
Inputs:		
Q	Input	Q INPUT: This CMOS compatible input is both active high and level sensitive. During a high level, the internal counter associated with this input advances one count for each cycle of the reference clock. When taken low the counter value is transferred to the internal FIFO and the counter is reset to "0000H".
Q'	Input	Q' INPUT: This CMOS compatible input is both active high and level sensitive. During a high level, the internal counter associated with this input advances one count for each cycle of the reference clock. When taken low the counter value is transferred to the internal FIFO and the counter is reset to "0000H".
Clocks:		
CLK	Input	CLOCK: This CMOS compatible input is used as the reference source for the internal period measurement counters. The actual frequency used is determined by the CLK formulas in the applications section. The duty cycle of this input should be 50% nominally and at a frequency not to exceed the Maximum Clock Input.
CLK/4	Output	CLOCK ÷ 4: This output provides a ÷ 4 output of the CLK input. This output may be used as a clock source for peripheral devices such as a DSP or μ P.
CLK/8	Output	CLOCK ÷ 8: This output provides a ÷ 8 output of the CLK input. This output may be used as a clock source for peripheral devices such as a DSP or μ P.
CLK/16	Output	CLOCK ÷ 16: This output provides a ÷ 16 output of the CLK input. This output may be used as a clock source for peripheral devices such as a DSP or μ P.
CLK/32	Output	CLOCK ÷ 32: This output provides a ÷ 32 output of the CLK input. This output may be used as a clock source for peripheral devices such as a DSP or μ P.

CLK/64	Output	CLOCK ÷ 64: This output provides a ÷ 64 output of the CLK input. This output may be used as a clock source for peripheral devices such as a DSP or μ P.
---------------	--------	--

Interrupt Request:

\overline{DA}	Output	<p>DATA AVAILABLE: When LOW, this output indicates valid data is available at the output of the Period-to-Digital (P/D) converter. This output may be used as an interrupt source for a Digital Signal Processor. When used as an interrupt source, the data read from the Period-to-Digital (P/D) converter will be synchronous to the NT304's input. Upon the rising edge of \overline{RD}, the \overline{DA} output will go LOW if the FIFO is not empty, indicating data is still available.</p>
-----------------------------------	--------	---

If required, handshaking with the Period-to-Digital (P/D) converter may be accomplished using the **\overline{DA}** signal. This may be accomplished in the following manner: The falling edge of **\overline{RD}** , or the fact that the **\overline{RD}** signal is LOW, will cause the **\overline{DA}** signal to go HIGH. The **\overline{RD}** signal should not be taken HIGH again, advancing the internal pointer to the next data, until the **\overline{DA}** signal has gone HIGH.

Control Interface:

\overline{RESET}	Input	<p>RESET: A reset must be applied upon power up of the Period-to-Digital (P/D) converter to assure proper initialization. This causes the internal FIFO and Counters to enter a clear or empty state. The \overline{RESET} signal must be held long enough during power up to assure a proper reset. A reset condition may also be accomplished using the \overline{WR} input as described below in the pin description of \overline{WR}.</p>
--------------------------------------	-------	--

When used in conjunction with a reset signal for a μ P, it is recommended that the termination of the reset to the NT304 precede the termination of the reset to the μ P.

\overline{WR}	Input	<p>WRITE: This input, \overline{WR} in conjunction with $\overline{CS0}$ and $\overline{CS1}$, causes the same action as \overline{RESET} with the exception that it is issued under processor control. A "dummy" write from the processor with the appropriate write duration time will perform a reset operation. The internal FIFO and Counters can be cleared "on-the-fly" in this manner.</p>
-----------------------------------	-------	---

$\overline{\text{RD}}$	Input	<p>READ: This input, $\overline{\text{RD}}$ in conjunction with $\overline{\text{CS0}}$ and CS1, causes the outputs D0-D15 to change from a tri-state condition to enabled. Data is shifted out of the FIFO on the falling edge of the $\overline{\text{RD}}$ signal. This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear at the outputs and the $\overline{\text{DA}}$ signal will go LOW. If data is not present, the $\overline{\text{DA}}$ signal will stay HIGH indicating the FIFO is empty. Upon the rising edge of $\overline{\text{RD}}$ the $\overline{\text{DA}}$ output will go HIGH.</p>
--	-------	---

Asynchronous operation of the Period-to-Digital (P/D) converter may be accomplished by reading the converters FIFO at a rate higher than 2X the converters input signal rate.

$\overline{\text{CS0}}$	Input	<p>CHIP SELECT 0: When LOW, this input specifies that control and data lines to the Period-to-Digital (P/D) converter are valid and that the operation specified by the $\overline{\text{RD}}$, $\overline{\text{WR}}$, and CS1 inputs should be performed. When HIGH, $\overline{\text{CS0}}$ places the D0-D15 data lines in a tri-state condition. This input is normally tied to a Memory Strobe from the DSP for I/O mapping purposes.</p>
---	-------	--

CS1	Input	<p>CHIP SELECT 1: When HIGH, this input specifies that control and data lines to the Period-to-Digital (P/D) converter are valid and that the operation specified by the $\overline{\text{RD}}$, $\overline{\text{WR}}$, and $\overline{\text{CS0}}$ inputs should be performed. When LOW, CS1 places the D0-D15 data lines in a tri-state condition. This input is normally tied to an address line from the Digital Signal Processor for I/O mapping purposes.</p>
------------	-------	---

Data Interface:

D0-D15	Output	<p>DATA OUTPUTS D0-D15: These CMOS compatible digital outputs provide the data interface to the Digital Signal Processor. D0 being the LSB (Least Significant Bit) and D15 being the MSB (Most Significant Bit). tri-state capabilities allows the parallel data bus to be shared with other peripheral devices such as Memory, A/Ds, etc.</p>
---------------	--------	--

Power Supply Interface:

V_{DD}	Input	Positive supply connection input for the NT304; nominally +5.0 V for high speed CMOS operation.
$V_{SS1} - V_{SS2}$	Input	Ground connections for the NT304. Connect all ground pins together and to a low-impedance ground plane as close to the device as possible.

BOARD LAYOUT

Designing with high-speed CMOS digital circuits requires careful attention to detail and layout. Careful attention to layout should be observed to minimize stray inductance and capacitance effects. This attention to detail will preserve the high-speed capability of the NT304. At high clock frequencies noise is a major concern, and therefore, it is not recommended that wire wrapping be used for prototyping purposes.

SUPPLY DECOUPLING

The NT304 power supplies should be well filtered, well regulated, and free from high-frequency noise. Decoupling capacitors should be located as close as possible to all power supply pins. A 2.2 μ F tantalum capacitor in parallel with a 0.1 μ F ceramic capacitor should provide adequate decoupling. The power supply pins of the NT304 should be decoupled directly to digital ground. An effort should be made to minimize the trace length between the capacitor leads and the respective NT304 power supply and common pins.


GROUNDING

While the NT304 is a digital device it can interface to an analog comparator. Therefore, a boundary must be established between the analog and digital power and ground sections. The circuit designer should attempt to locate the NT304, associated analog input circuitry and interconnections as far as possible from logic circuitry. A solid analog ground should be placed around the comparator and associated reference circuitry, while a solid digital ground should be placed around the NT304. Analog signals should be routed as far as possible from digital signals and should cross them at right angles.

If the NT304 is used with separate analog and digital ground planes, connect the V_{SS1} and V_{SS2} pins to the digital ground plane. All analog grounds, including the reference, should be tied to the analog ground plane. The digital and analog ground planes should be "summed" at one point, typically at the power supply filter capacitor. This prevents large ground loops which inductively couple noise, and allow digital currents to flow through the analog circuitry causing false data at the output of the NT304.

PIN CONFIGURATION

Plastic QFP-44 pin (550 mil)



OPERATING PRECAUTIONS

NUMA Technology's plastic molded CMOS LSI devices are designed and manufactured for trouble-free operation when used under normal operating conditions. Our products are subjected to stringent electrostatic, mechanical strength, and environmental tests for assured reliability. When working with our products the user should observe the following precautions:

- (1) Use the product in the range of the rated operating voltage, operating temperature, operating input/output voltage and input/output current. If the product is used outside these operating parameters, the user may experience high failure rates.
- (2) Excessive electrical noise applied to the power or input pin of the device could cause it to latch up, resulting in malfunction or damage. If this occurs, remove power, isolate the problem and turn the power on again.
- (3) Do not expose the product to excessive mechanical vibration, repetitive shock, or rapid or cyclic temperature changes. These factors can cause the bond wires in the plastic package to break.
- (4) Although all terminals have electrostatic protection, damage may still occur if very high electrostatic potentials are applied. Use of a conductive container or aluminum foil for packaging and transportation is recommended. (Untreated plastic containers are NOT recommended.) Use grounded soldering tools and test equipment.

TERMS and DEFINITIONS

Supply Voltage, V_{DD} :

Supply voltage or the operating voltage applied to the IC at the V_{DD} terminal.

Supply Voltage, V_{SS} :

Supply voltage applied to the IC at the V_{SS} terminal.

(V_{DD}) Supply Current, I_{DD} :

Supply current flowing into the IC from the V_{DD} external terminal.

(V_{SS}) Supply Current, I_{SS} :

Supply current flowing out of the IC from the V_{SS} external terminal.

Power Dissipation, P_D :

Power dissipation of the device under normal operation.

Maximum Clock Frequency, f_{MAX} :

The maximum input frequency to the IC from an external source.

Clock Frequency, f_{CLK} :

The reference clock frequency to the IC from an external source.

High Level Input Voltage, V_{IH} :

The minimum input voltage level which defines the logic value "1".

High Level Output Voltage, V_{OH} :

The minimum output voltage level which defines the logic value "1".

Low Level Input Voltage, V_{IL} :

The minimum input voltage level which defines the logic value "0".

Low Level Output Voltage, V_{OL} :

The maximum output voltage level which defines the logic value "0".

Temperature--Ambient Operating, T_{OPR} :

The surrounding temperature of the device in operation.

Temperature--Storage, T_{STG} :

The maximum storage temperature range of the device.

Input Capacitance, C_I :

The static capacitance between the input terminal and the power supply terminal.

Loading Capacitance, C_L :

The loading static capacitance for the external components.

Chip Enable Access Time, t_{ACE} :

The time required for obtaining the output of the valid data after the chip enable signal has been asserted.

TERMS and DEFINITIONS -- Cont.

Chip Select Access Time, t_{ACS} :

The time required for obtaining the output of the valid data after the chip select signal has been asserted.

Output Enable Access Time, t_{AOE} :

The time required for obtaining valid data at the output of the device after an output enable signal has been asserted.

Output Tri-state from Output Disable, t_{OTD} :

The time delay from the removal of the output enable signal to a tri-state condition at the output.

Data Available Handshake Delay, t_{DLOR} :

The delay time from the assertion of \overline{RD} to the rising edge of \overline{DA} acknowledging the read request.

Read Pulse Width, t_{RP} :

The pulse width of the read signal.

Write Pulse Width, t_{WP} :

The pulse width of the write signal.

Read Cycle Time, t_{RC} :

The time required for one read cycle.

Write Cycle Time, t_{WC} :

The time required for one write cycle.

Pulse width--Clock, t_{PW} :

The time duration of the period of the external input (CLK) clock signal.

Pulse width--Reset, t_{RST} :

The time duration of the external pulse used to perform a \overline{RESET} .

Pulse width--Input High Level, t_{PWH} :

The pulse width of the input signal of either the Q or Q' during a HIGH level or logic value of "1".

Pulse width--Input Low Level, t_{PWL} :

The pulse width of the input signal of either the Q or Q' during a LOW level or logic value of "0".

Propagation Delay Time, t_{PD} :

The delay time between the change of an input to the effect at the output. Also specified at a given temperature and operating voltage.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	LIMITS	UNITS
Power Supply Voltage	V_{DD}	$V_{SS} - 0.3$ to 7.0	V
Input Voltage	V_{IN}	$V_{SS} - 0.3$ to $V_{DD} + 0.5$	V
Output Voltage	V_{OUT}	$V_{SS} - 0.3$ to $V_{DD} + 0.5$	V
Power Dissipation	P_D	600	mW
Input Current	I_{DD}/I_{SS}	± 120	mA
Storage Temp.	T_{STG}	-65 to 150	°C

$V_{SS} - OV$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Power Supply Voltage	V_{DD}	4.50	5.0	5.50	V
Input Voltage	V_{IN}	V_{SS}		V_{DD}	V
Input Current (CLK 100 MHz)	I_{DD}	10	12	14	mA
Operating Temperature	T_{OPR}	-20		85	°C
Input Clock (CLK)	f_{MAX}	DC		125	MHz

$V_{SS} - OV$

AC CHARACTERISTICS

Test Condition


Parameter	Conditions
Input Pulse Level	$V_{IH} = 2.4V$, $V_{IL} = 0.6V$
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	CL=50 pF, 1 CMOS Gate

READ CYCLE

($V_{CC} = 5V \pm 10\%$, $T_a = 0^\circ\text{C}$ to 70°C)

Parameter	Symbol	Min.	Max.	Unit
Read Cycle	t_{RC}	250		ns
Read Pulse Width	t_{RP}	90		ns
Output Enable to Output Valid	t_{AOE}	60	90	ns
Chip Select to Output Valid	t_{ACS}	80	100	ns
Chip Enable to Output Valid	t_{ACE}	80	100	ns
Output 3-state from Output Disable	t_{OTD}	45	55	ns
Handshake Sequence Delay for the Data Available Output	t_{DLOR}	20	25	ns

READ CYCLE TIMING DIAGRAM




DC CHARACTERISTICS

(Unless otherwise stated, conditions are: $V_{DD}=5V\pm10\%$ $T_A=-20$ to $85^{\circ}C$)

ITEM	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
1	Static Current						
	Static Current	I_{DDs}	$V_{IN}=V_{DD}$ or V_{SS} $I_{OH}=I_{OL}-0$		7		μA
2	Input Leakage						
	Input Leakage Current	I_L	$V_{DD}=MAX$ $V_{IH}=V_{DD}$ $V_{IL}=V_{SS}$	-1		1	μA
3	Input Characteristics						
	Input Voltage	$V_{IH} 2$	$V_{DD}=MAX$	2			V
	Input Voltage	$V_{IL} 2$	$V_{DD}=MIN$			0.08	V
4	Output Characteristics: $\overline{DA}, CLK/8,$ $CLK/16, CLK/32, CLK/64$						
	Output Voltage	$V_{OH} 2$	$V_{DD}=MIN$ $I_{OH}=-3mA$	V_{DD} -0.04			V
	Output Voltage	$V_{OH} 2$	$V_{DD}=MIN$ $I_{OL}=6mA$			V_{SS} 0.04	V
5	Output Characteristics: $CLK/4, D0 - D15$						
	Output Voltage	$V_{OH} 3$	$V_{DD}=MIN$ $I_{OH}=-6mA$	V_{DD} -0.04			V
	Output Voltage	$V_{OH} 3$	$V_{DD}=MIN$ $I_{OL}=12mA$			V_{SS} 0.04	V
6	Output Characteristics: All/Outputs						
	Off-State Leakage Current	I_{OZ}	$V_{DD}=MAX$ $V_{OH}=V_{DD}$ or $V_{OL}=V_{SS}$	-1		1	μA

DC CHARACTERISTICS - Cont.


($V_{CC} = 5V$, $T_a = 25^\circ C$)



Typical Supply Current (I_{DD}) vs. Input Clock (CLK)

These charts indicate the effects on propagation delay with variances in supply voltage and ambient temperature respectively.


t_{PD} vs. V_{DD}



V_{DD}

Propagation Delay Degradation as a Function of Operating Voltage.

t_{PD} vs. T_{OPR}



T_{OPR}

Propagation Delay Degradation as a Function of Temperature.

APPLICATION INFORMATION

INPUT CONNECTIONS

In most applications, amplification and level shifting will be required to obtain proper digital CMOS compatible signals for the NT304 Period-to-Digital (P/D) **Q** and **Q'** inputs. An external low cost comparator with complimentary CMOS compatible outputs can provide the required signal conditioning, providing zero-crossing information to the P/D converter inputs. Inputs from other sources which are CMOS compatible are acceptable as long as they meet the rise and fall time specifications of these inputs.

In most pulse measurement applications, a high speed comparator (MAX903) or a schmitt trigger (74ACT14) can be used for input signal conditioning. The output signal from the signal conditioner is fed to the **Q** input of the NT304. The **Q'** input of the NT304 must be tied to ground.

A typical input circuit designed for single +5 V supply operation is shown in Fig. (2). The input signal is AC coupled via capacitor C1 to the inverting input of amplifier U2, which is configured as an inverting gain stage prior to comparator U3. A mid-point bias voltage developed by U1 is used by both the op amp and zero-crossing comparator as a low-noise reference voltage. The output of amplifier U2 is connected to the non-inverting input of comparator U3 which is configured as a zero-crossing detector. Output feedback is supplied via resistor R5 to the non-inverting input of comparator U3 to provide hysteresis.




Figure (2)

APPLICATION INFORMATION - Cont.

INTERFACING THE NT304 TO DIGITAL SIGNAL PROCESSORS

The I/O structure of the NT304 allows direct interfacing to most DSP and general purpose microprocessor buses. Figure (3) illustrates a "no-glue" interface to the Analog Devices ADSP-21XX series of DSP microprocessors.

NT304 TO ANALOG DEVICES ADSP-21XX




Figure (3)

APPLICATION INFORMATION - Cont.

The I/O structure of the NT304 allows direct interfacing to most DSP and general purpose microprocessor buses. Figure (4) illustrates an interface circuit for the NT304 P/D converter to a Texas Instruments TMS320C2X series of DSP microprocessors.

Read $\overline{\mathbf{RD}}$ and Write $\overline{\mathbf{WR}}$ wait states are provided by the wait state generation circuitry.

NT304 TO TEXAS INSTRUMENTS TMS320C2X DSP





Figure (4)

APPLICATION INFORMATION - Cont.

PERIOD / PULSE MEASUREMENT USING THE NT304

High resolution pulse measurements may be made using the NT304 Period-to-Digital (P/D) converter. Resolution of the period measurement is a function of several parameters, however, the obtainable resolution is primarily related to the frequency of the external clock connected to the (CLK) input pin. The maximum resolution for a given pulse width may be obtained by calculating this input clock frequency from the following formula: $\text{CLK(MHz)} = 65,536 / t_{\text{PW-MAX}}(\mu\text{sec})$ with **CLK** not to exceed the maximum clock frequency (f_{MAX}) for the NT304. The minimum measurable pulse width for a given **CLK** may be calculated using the following relationship: $1 / \text{CLK(MHz)} = t_{\text{PW-MIN}}(\mu\text{sec})$. Using these relationships, one may calculate the correct clock frequency for the (CLK) input to the NT304. In any event, care must be taken not to allow the counter values to exceed the maximum count value of "FFFFH" or the counters will ripple back through a value of "0000H".

Figure (5) depicts a method for increasing the pulse measurement resolution of the NT304. Flip-Flop U3 prescales the clock source to the NT304 by a factor of 2, therefore, $f_{\text{MAX}} = 2 \cdot f_{\text{MAX}}(\text{NT304})$. This prescaling technique allows a 2X increase in the reference clock frequency thereby providing a 1 bit increase in measurement resolution. This prescaling concept may be extended further by cascading additional Flip-Flops. An N-bit asynchronous counter stage may also be used in place of the Flip-Flop stage(s). It is suggested that ECL logic be employed above 200 MHz as this is the upper limit for most high speed CMOS logic.



Figure(5)

INSTANTANEOUS RPM MEASUREMENT USING THE NT304

The circuit shown in Figure (6) depicts a basic approach for RPM measurement based on a slotted aperture rotating disk. The range of the circuit as shown for a single aperture is 20-3000 RPM. Infrared light from LED D1 is blocked from photo detector Q1 until an aperture opening is aligned in the optical path. Flip-Flop U2A outputs a pulse equal in duration to the interval between aperture openings. Since the NT304 has two (2) independent channels, the next interval can be measured while data is being presented to the bus for the previous interval.


$$F_{\text{CLK}} = \left(\frac{\text{RPM}_{(\text{min})} \bullet A}{60} \right) \bullet 65535 \qquad \text{RPM} = \frac{F_{\text{CLK}} \bullet 60}{N_{\text{cnt}} \bullet A}$$
[illegible]

19

ORDERING INFORMATION

Manufacturer		Device Identification			
NUMA Technologies				Example	
<u>Suffix</u>	<u>Package Type</u>	<u>Prefix</u>	<u>Device</u>		
I	C	Plastic DIP			
	D	Die form	NT	304	F
	F	Quad Flat Package			
	G	Srunken Quad Flat Package			
	H	Ceramic DIP			
	J	Plastic Leaded Chip Carrier		Package	
	M	Small Outline Package			
	N	Skinny DIP	Temperature		
	S	Shrink DIP			
	Temperature				
N	Special				
C	0°C to 70°C				
I	-20°C to 85°C				
M	-55°C to 125°C				
B	-55°C to 125°C MIL Processed				
S	Prototype Part				
K	MIL-STM-883-5004				

Plastic QFP6-44 pin



CAUTION:

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

**CAUTION:****LIFE SUPPORT DISCLAIMER**

NUMA Technologies' products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of NUMA Technologies. As used herein:

1. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Products mentioned in this document are covered under one or more of the following U.S. patents: 5,159,281, 5,239,273 and 5,272,448; Additional patents pending.

Copyright © 1994 NUMA Technologies