

# Period to Digital (P/D) Converter

## Microprocessor - Compatible

**NT302**

### FEATURES

- **High Resolution Pulse / Period Measurement (8 ns)**
- **Suited for High Accuracy Frequency Measurement**
- **Applicable to both FM and  $\phi$  Demodulation**
- **74 dB Dynamic Range - Wide Bandwidth 1MHz**
- **Single +5 Supply Voltage - CMOS Dissipation**
- **Directly Interfaces to Most DSPs and  $\mu$ Ps**
- **Low Cost**
- **Buffered Data with Tri-State Outputs**
- **12 bit Resolution with 32 x 12 FIFO**
- **28 Pin Plastic Small Outline Package (SOP)**

### APPLICATIONS

**RF Receivers**  
**Telecommunications**  
**Instrumentation**  
**Modems**  
**Fiber Optics**  
**Bar Code Readers**

### GENERAL DESCRIPTION

The NT302 Period-to-Digital (P/D) Converter is a monolithic CMOS integrated circuit primarily designed for high-resolution pulse or period measurements. The device can also be used for frequency measurement as in the case of Frequency-to-Voltage (F/V) conversions. It may be used as a standalone device or in conjunction with either a Digital Signal Processor (DSP) or a conventional  $\mu$ P. In addition to high-speed pulse / period and frequency measurements, it is capable of demodulating any FM or  $\phi$  modulated signal. The device uses two internal, high speed, asynchronous counters which alternately measure the period between zero-crossing intervals of the input signal. Measurement of the zero-crossing intervals is accomplished using an external clock source as a frequency reference. The period interval of the input signal appears as a digital 12 bit parallel data value at the output of the P/D converter.

Information furnished by NUMA Technologies is believed to be accurate and reliable. However, no responsibility is assumed by NUMA Technologies for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of NUMA Technologies.

NUMA Technologies  
5551 Ridgewood Drive, Suite 303  
Naples Florida 34108  
Phone: (941) 591-8008 FAX: (941) 591-8704  
12/13/99

## PRODUCT DESCRIPTION

The all-CMOS construction of the NT302 Period-to-Digital (P/D) converter allows high speed operation with low power consumption. The NT302 is available as a commercial temperature range device, 0°C to +70°C, and as an industrial temperature range device, -20°C to +85°C. Both versions are available in several industry standard plastic package styles including small outline package (SOP) and quad flat pack (QFP). Operation is guaranteed over the applicable temperature range and over the supply voltage of +4.5 V to +5.5 V.

## CIRCUIT DESCRIPTION

A Functional block diagram of the NT302 Period-to-Digital (P/D) converter is shown in Fig.(1). The device consists of several major function blocks, including dual High-speed asynchronous counters, gating circuitry, control logic, interface circuitry, and a 32 x 12 first-in first-out (FIFO) memory with tri-state outputs.




Figure (1)

## CIRCUIT DESCRIPTION - Cont.

The functional block diagram shown in Figure (1) depicts the NT302 Period-to-Digital (P/D) converter. The **Q** and  $\overline{\text{Q}}$  CMOS compatible inputs of the NT302 are usually connected to the outputs of a comparator configured as a zero-crossing detector. In this manner, signal zero crossing information is fed into the **Q** and  $\overline{\text{Q}}$  inputs of the NT302. This input signal provides timing information to the internal coincidence gates in the form of a gating signal. The internal timing and control circuitry provides additional control signals for the internal counters and subsequent data latches.

During an active HIGH signal condition at either of the **Q** or  $\overline{\text{Q}}$  inputs, the associated input's internal counter, will advance one count for each clock cycle of the external reference clock, connected to the (**CLK**) input pin. The maximum duty cycle for either input is set by the following formulae: **Duty Cycle**  $\leq 1 - 8 * t_{\text{PW}} / T$ , where **T** =  $t_{\text{PWH}} + t_{\text{PWL}}$ .

Numerical data equivalent to the period measurements of each "half-cycle" is shifted in an alternating manner into the internal 32 x 12 bit asynchronous first-in first-out memory (FIFO). This internal FIFO provides buffering of the period measurement values. The interface and processor control lines of the NT302 provide the interface to an external Digital Signal Processor or a general purpose  $\mu\text{P}$ . Data in the form of a 12 bit binary word is read from the NT302 using these interface and control lines. This conventional memory type interface allows the Digital Signal Processor to read information from the NT302 under processor control. Data is shifted out of the internal FIFO of the Period-to-Digital (P/D) converter in a sequential manner by issuing successive reads to the data output port of the NT302. Asynchronous operation of the NT302 is accomplished by reading the DATA Output port at a rate greater than 2X the input signal frequency to the Period-to-Digital (P/D) converter.

Synchronous operation of the NT302 is accomplished by using the DATA AVAILABLE ( $\overline{\text{DA}}$ ) CMOS compatible output as an interrupt source. This interrupt may be used by the Digital Signal Processor or general purpose  $\mu\text{P}$  as an indication that data is available at the output of the NT302. An active LOW on the ( $\overline{\text{DA}}$ ) output indicates the availability of data at the output of the FIFO. The data output port pins of the NT302 are tri-state CMOS compatible outputs allowing the data bus to be shared by other devices.

The internal clock divider stages provide division ratios of 4, 8, 16, and 32, respectively, of the **CLK** input. The CMOS compatible divider outputs maybe used as a clock source for other devices, such as DSPs or  $\mu\text{P}$ s. For proper operation, care must be taken in observing output loading in order to preserve output symmetry. Output buffering is recommended for output loads of more than one CMOS or equivalent input.

## APPLICATION INFORMATION

### PERIOD / PULSE MEASUREMENT USING THE NT302

High-resolution pulse measurements may be made using the NT302 Period-to-Digital (P/D) converter. Resolution of the period measurement is a function of several parameters, however, the obtainable resolution is primarily related to the frequency of the external clock connected to the (**CLK**) input pin. The maximum resolution for a given pulse width may be obtained by calculating this input clock frequency from the following formula:  $\text{CLK(MHz)} = 4095 / t_{\text{PW-MAX}}(\mu\text{sec})$  with **CLK** not to exceed the maximum clock frequency ( $f_{\text{MAX}}$ ) for the NT302. The minimum measurable pulse width for a given **CLK** may be calculated using the following relationship:  $1 / \text{CLK(MHz)} = t_{\text{PW-MIN}}(\mu\text{sec})$ . Using these relationships, one may calculate the correct clock frequency for the (**CLK**) input to the NT302. In any event, care must be taken not to allow the counter values to exceed the maximum count value of "FFFH" or the counters will ripple back through a value of "000H".

### FREQUENCY MEASUREMENT USING THE NT302

High accuracy frequency measurements may be made using the NT302 Period-to-Digital (P/D) converter. Since frequency is inversely related to the period of the input signal, the NT302's period measurement capability allows it to measure the frequency of the input signal. The following equation can be used to calculate the external clock frequency for the (**CLK**) input pin. Based on the minimum input signal frequency ( $F_{\text{MIN}}$ ), the correct clock frequency can be calculated by the following:  $\text{CLK} = F_{\text{MIN}} * 4095$ . Using this relationship the maximum resolution may be obtained for an input frequency  $\geq F_{\text{MIN}}$ . The NT302 Period-to-Digital (P/D) converter, when used in conjunction with a DSP  $\mu\text{P}$ , can perform ultra-linear, wide bandwidth Frequency-to-Voltage (F/V) conversions. Unique transfer functions can be realized using a DSP  $\mu\text{P}$  for signal processing. If linearization of the data is required, it may be calculated or stored in the DSP  $\mu\text{P}$ , to provide or correct for a specific non-linear transfer function.

### USING THE NT302 AS A DEMODULATOR

Frequency Modulated (FM) and or phase ( $\phi$ ) modulated signals may be recovered by the NT302, since demodulation is essentially an extension of frequency measurement. Several requirements of a frequency-to-voltage (F/V) converter when used as a demodulator include wide dynamic range, adequate frequency response, and a linear transfer function. The basic theory of operation relies on the relationship of the instantaneous frequency of the FM signal being proportional to the voltage of the modulating signal. Furthermore, the instantaneous frequency of the FM signal is inversely related to the period of the FM signal. It is in this manner, that the NT302 utilizing zero-crossing period measurement is able to demodulate.

## APPLICATION INFORMATION - Cont.

### INPUT CONNECTIONS

In most applications, amplification and level shifting will be required to obtain proper digital CMOS compatible signals for the NT302 Period-to-Digital (P/D)  $Q$  and  $\overline{Q}$  inputs. An external low cost comparator with complimentary CMOS compatible outputs can provide the required signal conditioning, providing zero-crossing information to the P/D converter inputs. Inputs from other sources which are CMOS compatible are acceptable as long as they meet the rise and fall time specifications of these inputs.

In most pulse measurement applications, a high-speed comparator (TL714C) or a Schmitt Trigger (74ACT14) can be used for input signal conditioning. The output signal from the signal conditioner is fed to the  $Q$  input of the NT302. The  $\overline{Q}$  input of the NT302 must be tied to ground.

A typical input circuit designed for single +5 V supply operation is shown in Fig. (2). The input signal is AC coupled via capacitor C1 to the inverting input of amplifier U2, which is configured as an inverting gain stage prior to comparator U3. A mid-point bias voltage developed by U1 is used by both the op amp and zero-crossing comparator as a low-noise reference voltage. The output of amplifier U2 is connected to the non-inverting input of comparator U3 which is configured as a zero-crossing detector. Output feedback is supplied via resistor R5 to the inverting input of comparator U3 to provide hysteresis.




Figure (2)

## INTERFACING THE NT302 TO DIGITAL SIGNAL PROCESSORS

The I/O structure of the NT302 allows direct interfacing to most DSP and general purpose microprocessor buses. Figure (3) illustrates a "no-glue" interface to the Analog Devices ADSP-21XX series of DSP microprocessors.

Consult the factory for additional information on interfacing to other DSP  $\mu$ Ps.

### NT302 TO ANALOG DEVICES ADSP-21XX




Figure (3)

## PIN DESCRIPTIONS

This section summarizes the pin descriptions of the NT302 Period-to-Digital (P/D) converter by interface.

Pin Name	Type	Function
<b>Inputs:</b>		
<b>Q</b>	Input	<b>Q INPUT:</b> The CMOS compatible input, normally connected to the non-inverting output of the zero-crossing comparator. Input signal zero-crossing data is input to the Period-to-Digital (P/D) converter from the zero-crossing comparator via this input.
<b><math>\overline{Q}</math></b>	Input	<b><math>\overline{Q}</math> INPUT:</b> The CMOS compatible input, normally connected to the inverting output of the zero-crossing comparator. Input signal zero-crossing data is input to the Period-to-Digital (P/D) converter from the zero-crossing comparator via this input.
<b>Clocks:</b>		
<b>CLK</b>	Input	<b>CLOCK:</b> This CMOS compatible input is used as the reference source for the internal period measurement counters. The actual frequency used is determined by the <b>CLK</b> formulas in the applications section. The duty cycle of this input should be 50% nominally and at a frequency not to exceed the Maximum Clock Input.
<b>CLK/4</b>	Output	<b>CLOCK <math>\div</math> 4:</b> This output provides a $\div$ 4 output of the <b>CLK</b> input. This output may be used as a clock source for peripheral devices such as a DSP or $\mu$ P.
<b>CLK/8</b>	Output	<b>CLOCK <math>\div</math> 8:</b> This output provides a $\div$ 8 output of the <b>CLK</b> input. This output may be used as a clock source for peripheral devices such as a DSP or $\mu$ P.
<b>CLK/16</b>	Output	<b>CLOCK <math>\div</math> 16:</b> This output provides a $\div$ 16 output of the <b>CLK</b> input. This output may be used as a clock source for peripheral devices such as a DSP or $\mu$ P.
<b>CLK/32</b>	Output	<b>CLOCK <math>\div</math> 32:</b> This output provides a $\div$ 32 output of the <b>CLK</b> input. This output may be used as a clock source for peripheral devices such as a DSP or $\mu$ P.

### Interrupt Request:

$\overline{\text{DA}}$	Output	<p><b>DATA AVAILABLE:</b> When LOW, this output indicates valid data is available at the output of the Period-to-Digital (P/D) converter. This output may be used as an interrupt source for a Digital Signal Processor. When used as an interrupt source, the data read from the Period-to-Digital (P/D) converter will be synchronous to the NT302's input. Upon the rising edge of <math>\overline{\text{RD}}</math>, the <math>\overline{\text{DA}}</math> output will go LOW if the FIFO is not empty, indicating data is still available.</p> <p>If required, handshaking with the Period-to-Digital (P/D) converter may be accomplished using the <math>\overline{\text{DA}}</math> signal. This may be accomplished in the following manner: The falling edge of <math>\overline{\text{RD}}</math>, or the fact that the <math>\overline{\text{RD}}</math> signal is LOW, will cause the <math>\overline{\text{DA}}</math> signal to go HIGH. The <math>\overline{\text{RD}}</math> signal should not be taken HIGH again, advancing the internal pointer to the next data, until the <math>\overline{\text{DA}}</math> signal has gone HIGH.</p>
------------------------	--------	---

### Control Interface:

$\overline{\text{RESET}}$	Input	<p><b>RESET:</b> A reset must be applied upon power up of the Period-to-Digital (P/D) converter to assure proper initialization. This causes the internal FIFO and Counters to enter a clear or empty state. The <math>\overline{\text{RESET}}</math> signal must be held long enough during power up to assure a proper reset. A reset condition may also be accomplished using the <math>\overline{\text{WR}}</math> input as described below in the pin description of <math>\overline{\text{WR}}</math>.</p> <p>When used in conjunction with a reset signal for a <math>\mu\text{P}</math>, it is recommended that the termination of the reset to the NT302 precede the termination of the reset to the <math>\mu\text{P}</math>.</p>
$\overline{\text{WR}}$	Input	<p><b>WRITE:</b> This input, <math>\overline{\text{WR}}</math> in conjunction with <math>\overline{\text{CS0}}</math> and <math>\text{CS1}</math>, causes the same action as <math>\overline{\text{RESET}}</math> with the exception that it is issued under processor control. A "dummy" write from the processor with the appropriate write duration time will perform a reset operation. The internal FIFO and Counters can be cleared "on-the-fly" in this manner.</p>



<b><math>\overline{\text{RD}}</math></b>	Input	<p>READ: This input, <math>\overline{\text{RD}}</math> in conjunction with <math>\overline{\text{CS0}}</math> and <b>CS1</b>, causes the outputs <b>D0-D11</b> to change from a tri-state condition to enabled. Data is shifted out of the FIFO on the falling edge of the <math>\overline{\text{RD}}</math> signal. This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear at the outputs and the <math>\overline{\text{DA}}</math> signal will go LOW. If data is not present, the <math>\overline{\text{DA}}</math> signal will stay HIGH indicating the FIFO is empty. Upon the rising edge of <math>\overline{\text{RD}}</math> the <math>\overline{\text{DA}}</math> output will go HIGH.</p>
--	-------	---

Asynchronous operation of the Period-to-Digital (P/D) converter may be accomplished by reading the converters FIFO at a rate higher than 2X the converters input signal rate.

<b><math>\overline{\text{CS0}}</math></b>	Input	<p>CHIP SELECT 0: When LOW, this input specifies that control and data lines to the Period-to-Digital (P/D) converter are valid and that the operation specified by the <math>\overline{\text{RD}}</math>, <math>\overline{\text{WR}}</math>, and <b>CS1</b> inputs should be performed. When HIGH, <math>\overline{\text{CS0}}</math> places the <b>D0-D11</b> data lines in a tri-state condition. This input is normally tied to a Memory Strobe from the DSP for I/O mapping purposes.</p>
---	-------	--

<b>CS1</b>	Input	<p>CHIP SELECT 1: When HIGH, this input specifies that control and data lines to the Period-to-Digital (P/D) converter are valid and that the operation specified by the <math>\overline{\text{RD}}</math>, <math>\overline{\text{WR}}</math>, and <math>\overline{\text{CS0}}</math> inputs should be performed. When LOW, <b>CS1</b> places the <b>D0-D11</b> data lines in a tri-state condition. This input is normally tied to an address line from the Digital Signal Processor for I/O mapping purposes.</p>
------------	-------	---

#### Data Interface:

<b>D0-D11</b>	Output	<p>DATA OUTPUTS D0-D11: These CMOS compatible digital outputs provide the data interface to the Digital Signal Processor. <b>D0</b> being the LSB (Least Significant Bit) and <b>D11</b> being the MSB (Most Significant Bit). tri-state capabilities allows the parallel data bus to be shared with other peripheral devices such as Memory, A/Ds, etc.</p>
---------------	--------	--

### **Power Supply Interface:**

$V_{DD}$	Input	Positive supply connection input for the NT302; nominally +5.0 V for CMOS operation.
$V_{SS1} - V_{SS2}$	Input	Ground connections for the NT302. Connect all ground pins together and to a low-impedance ground plane as close to the device as possible.

### **BOARD LAYOUT**

Designing with high-speed CMOS digital circuits requires careful attention to detail and layout. Careful attention to layout should be observed to minimize stray inductance and capacitance effects. This attention to detail will preserve the high-speed capability of the NT302. At high clock frequencies noise is a major concern, and therefore, it is not recommended that wire wrapping be used for prototyping purposes.

### **SUPPLY DECOUPLING**

The NT302 power supplies should be well filtered, well regulated, and free from high-frequency noise. Decoupling capacitors should be located as close as possible to all power supply pins. A 2.2  $\mu$ F tantalum capacitor in parallel with a 0.1  $\mu$ F ceramic capacitor should provide adequate decoupling. The power supply pins of the NT302 should be decoupled directly to digital ground. An effort should be made to minimize the trace length between the capacitor leads and the respective NT302 power supply and common pins.


### **GROUNDING**

While the NT302 is a digital device it can interface to an analog comparator. Therefore, a boundary must be established between the analog and digital power and ground sections. The circuit designer should attempt to locate the NT302, associated analog input circuitry and interconnections as far as possible from logic circuitry. A solid analog ground should be placed around the comparator and associated reference circuitry, while a solid digital ground should be placed around the NT302. Analog signals should be routed as far as possible from digital signals and should cross them at right angles.

If the NT302 is used with separate analog and digital ground planes, connect the  $V_{SS1}$  and  $V_{SS2}$  pins to the digital ground plane. All analog grounds, including the reference, should be tied to the analog ground plane. The digital and analog ground planes should be "summed" at one point, typically at the power supply filter capacitor. This prevents large ground loops which inductively couple noise, and allow digital currents to flow through the analog circuitry causing false data at the output of the NT302.

## PIN CONFIGURATION

Plastic SOP-28 pin (450 mil)



## OPERATING PRECAUTIONS

NUMA Technology's plastic molded CMOS LSI devices are designed and manufactured for trouble-free operation when used under normal operating conditions. Our products are subjected to stringent electrostatic, mechanical strength, and environmental tests for assured reliability. When working with our products the user should observe the following precautions:

- (1) Use the product in the range of the rated operating voltage, operating temperature, operating input/output voltage and input/output current. If the product is used outside these operating parameters, the user may experience high failure rates.
- (2) Excessive electrical noise applied to the power or input pin of the device could cause it to latch up, resulting in malfunction or damage. If this occurs, remove power, isolate the problem and turn the power on again.
- (3) Do not expose the product to excessive mechanical vibration, repetitive shock, or rapid or cyclic temperature changes. These factors can cause the bond wires in the plastic package to break.
- (4) Although all terminals have electrostatic protection, damage may still occur if very high electrostatic potentials are applied. Use of a conductive container or aluminum foil for packaging and transportation is recommended. (Untreated plastic containers are NOT recommended.) Use grounded soldering tools and test equipment.

## TERMS and DEFINITIONS

### Maximum Clock Frequency, $f_{MAX}$

The maximum frequency at which the logic is guaranteed to operate without errors under specified input conditions.

### Hold Time, $t_H$ :

The amount of time a signal is guaranteed to be valid (stable) after that signal has been used.

### Setup time, $t_{SU}$ :

The amount of time a signal must be stable before the signal is used.

### Pulse width--Clock, $t_{PW}$ :

The time duration of the period of the external input (**CLK**) clock frequency.

### Pulse width--Reset, $t_{PWR}$ :

The time duration of the pulse used for the **RESET** input.

### Pulse width--Input High Level, $t_{PWH}$ :

The pulse width of the input signal of either the **Q** or  $\overline{Q}$  during an active HIGH level or logic value of "1".

### Pulse width--Input Low Level, $t_{PWL}$ :

The pulse width of the input signal of either the **Q** or  $\overline{Q}$  during an active LOW level or logic value of "0".

### High Level Input Voltage, $V_{IH}$ :

The minimum input voltage level which defines the logic value "1".

### High Level Output Voltage, $V_{OH}$ :

The minimum output voltage level which defines the logic value "1".

### Low Level Input Voltage, $V_{IL}$ :

The minimum input voltage level which defines the logic value "0".

### Low Level Output Voltage, $V_{OL}$ :

The maximum output voltage level which defines the logic value "0".

### Temperature--Ambient Operating, $T_{OPR}$ :

The ambient operating temperature of the device.

### Temperature--Storage, $T_{STG}$ :

The maximum storage temperature range of the device.

## ELECTRICAL CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	LIMITS	UNITS
Power Supply Voltage	$V_{DD}$	$V_{SS} - 0.3$ to $7.0$	V
Input Voltage	$V_{IN}$	$V_{SS} - 0.3$ to $V_{DD} + 0.5$	V
Output Voltage	$V_{OUT}$	$V_{SS} - 0.3$ to $V_{DD} + 0.5$	V
Power Dissipation	$P_D$		mW
Input Current	$I_{DD}/I_{SS}$	$\pm 40$	mA
Storage Temp.	$T_{STG}$	$-65$ to $150$	$^{\circ}\text{C}$

$V_{SS} - OV$

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Power Supply Voltage	$V_{DD}$	4.50	5.0	5.50	V
Input Voltage	$V_{IN}$	$V_{SS}$		$V_{DD}$	V
Input Current (CLK 100 MHz)	$I_{DD}$		12		mA
Operating Temperature	$T_{OPR}$	$-20$		85	$^{\circ}\text{C}$
Input Clock (CLK)	$f_{MAX}$	DC		125	MHz

$V_{SS} - OV$

## AC CHARACTERISTICS

### Test Condition


Parameter	Conditions
Input Pulse Level	$V_{IH} = 2.4\text{V}$ , $V_{IL} = 0.6\text{V}$
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	CL=50 pF, 1 CMOS Gate

## READ CYCLE

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

Parameter	Symbol	Min.	Max.	Unit
Read Cycle Time	$t_{RC}$	100		ns
Chip Enable Access Time	$t_{CO}$		100	ns
Output Enable to Output Valid	$t_{OE}$		50	ns
Chip Selection to Output Active	$t_{CX}$	10		ns
Output Enable to Output Active	$t_{OX}$	5		ns
Output 3-state from Output Disable	$t_{OTD}$	0	35	ns
Output 3-state from Chip Deselection	$t_{CTD}$	0	50	ns

## READ CYCLE TIMING DIAGRAM




## DC CHARACTERISTICS

(Unless otherwise stated, conditions are:  $V_{DD}=5V\pm10\%$   $T_A=-20$  to  $85^{\circ}C$ )

ITEM	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
1	Static Current						
	Static Current	$I_{DDs}$	$V_{IN}=V_{DD}$ or $V_{SS}$ $I_{OH}=I_{OL}-0$		7		$\mu A$
2	Input Leakage						
	Input Leakage Current	$I_L$	$V_{DD}=MAX$ $V_{IH}=V_{DD}$ $V_{IL}=V_{SS}$	-1		1	$\mu A$
3	Input Characteristics						
	Input Voltage	$V_{IH} 2$	$V_{DD}=MAX$	2			V
	Input Voltage	$V_{IL} 2$	$V_{DD}=MIN$			0.08	V
4	Output Characteristics: <b>DA,CLK/8,CLK/16,CLK/32</b>						
	Output Voltage	$V_{OH} 2$	$V_{DD}=MIN$ $I_{OH}=-3mA$	$V_{DD}$ -0.04			V
	Output Voltage	$V_{OH} 2$	$V_{DD}=MIN$ $I_{OL}=6mA$			$V_{SS}$ 0.04	V
5	Output Characteristics: <b>CLK/4, D0 - D11</b>						
	Output Voltage	$V_{OH} 3$	$V_{DD}=MIN$ $I_{OH}=-6mA$	$V_{DD}$ -0.04			V
	Output Voltage	$V_{OH} 3$	$V_{DD}=MIN$ $I_{OL}=12mA$			$V_{SS}$ 0.04	V
6	Output Characteristics: All/Outputs						
	Off-State Leakage Current	$I_{OZ}$	$V_{DD}=MAX$ $V_{OH}=V_{DD}$ or $V_{OL}=V_{SS}$	-1		1	$\mu A$

## DC CHARACTERISTICS - Cont.


( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ )



**Typical Supply Current ( $I_{DD}$ ) vs. Input Clock (CLK)**

These charts indicate the effects on propagation delay with variances in supply voltage and ambient temperature respectively.


$T_{pd}$  vs.  $V_{DD}$



$V_{DD}$

Propagation Delay Degradation as a Function of Operating Voltage.

$T_{pd}$  vs.  $T_{ORP}$



$T_{ORP}$


Propagation Delay Degradation as a Function of Temperature.





## ORDERING INFORMATION

Manufacturer Device Identification					Example		
NUMA Technologies							
Package Type		<u>Prefix</u>		<u>Device</u>	<u>Suffix</u>		
C	Plastic DIP	NT	302	M	I		
D	Die form						
F	Quad Flat Package						
H	Ceramic DIP			Package	Temperature		
J	Plastic Leaded Chip Carrier						
M	Small Outline Package						
N	Skinny DIP			Temperature			
S	Shrink DIP						
Temperature							
N	Special						
C	0°C to 70°C						
I	-20°C to 85°C						
M	-55°C to 125°C						
B	-55°C to 125°C MIL Processed						
S	Prototype Part						
K	MIL-STM-883-5004						

## Package Information



NT302 Frequency Resolution for Various Reference Clocks



**CAUTION:**

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

**LIFE SUPPORT DISCLAIMER**

NUMA Technologies' products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of NUMA Technologies. As used herein:

1. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Products mentioned in this document are covered by U.S. patent: 5,159,281; Additional patents pending.

Copyright © 1993 NUMA Technologies