

Precision, Zero-Drift Instrumentation Amplifier

FEATURES

- Offset Voltage: 10 μ V Max
- Offset Voltage Drift: 100nV/ $^{\circ}$ C Max
- Bias Current: 65pA Max
- Offset Current: 65pA Max
- Gain Nonlinearity: 20ppm Max
- Gain Error: $\pm 0.075\%$ Max
- CMRR: 90dB
- 0.1Hz to 10Hz Noise: 1.9 μ V_{P-P}
- Single 5V Supply Operation
- 8-Pin MiniDIP

APPLICATIONS

- Thermocouple Amplifiers
- Strain Gauge Amplifiers
- Differential to Single-Ended Converters

DESCRIPTION

The LTC[®]1100 is a high precision instrumentation amplifier using zero-drift techniques to achieve outstanding DC performance. The input DC offset is typically 1 μ V while the DC offset drift is typically 5nV/ $^{\circ}$ C; a very low bias current of 65pA is also achieved.

The LTC1100 is self-contained; that is, it achieves a differential gain of 100 without any external gain setting resistor or trim pot. The gain linearity is 20ppm and the gain drift is 4ppm/ $^{\circ}$ C. The LTC1100 operates from a single 5V supply up to ± 8 V. The output typically swings 300mV from its power supply rails with a 10k load.

An optional external capacitor can be added from Pin 7 to Pin 8 to tailor the device's 18kHz bandwidth and to eliminate any unwanted noise pickup.


The LTC1100 is also offered in a 16-pin surface mount package with selectable gains of 10 or 100.

The LTC1100 is manufactured using Linear Technology's enhanced LTCMOS[™] silicon gate process.

LT, LTC and LT are registered trademarks of Linear Technology Corporation.
 LTCMOS is a trademark of Linear Technology Corporation

TYPICAL APPLICATION

Single 5V Supply, DC Instrumentation Amplifier



LTC1100

ABSOLUTE MAXIMUM RATINGS (Note 1)

Operating Temperature Range

LTC1100M/AM (OBSOLETE) -55°C to 125°C

LTC1100C -40°C to 85°C

Output Short Circuit Duration Indefinite

Storage Temperature Range -65°C to 150°C

Total Supply Voltage (V^{+} to V^{-}) 18V

Input Voltage ($V^{+} + 0.3\text{V}$) to ($V^{-} - 0.3\text{V}$)

Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION

TOP VIEW N8 PACKAGE 8-LEAD PDIP $T_{JMAX} = 110^{\circ}\text{C}$, $\theta_{JA} = 130^{\circ}\text{C/W}$ J PACKAGE 8-LEAD CERDIP $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 100^{\circ}\text{C/W}$ OBSOLETE PACKAGE Consider the N Package for an Alternate Source	ORDER PART NUMBER LTC1100CN8 LTC1100CJ8 LTC1100AMJ8 LTC1100MJ8	TOP VIEW SW PACKAGE 16-LEAD PLASTIC SO WIDE $T_{JMAX} = 110^{\circ}\text{C}$, $\theta_{JA} = 100^{\circ}\text{C/W}$	ORDER PART NUMBER LTC1100CSW
--	---	---	--

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}\text{C}$. $V_S = \pm 5\text{V}$, $R_L = 10\text{k}$, $C_C = 1000\text{pF}$, unless otherwise noted.

PARAMETER	CONDITIONS		LTC1100ACN			LTC1100CN/CJ			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Gain Error		●		0.01	0.05 0.10		0.01	0.075 0.150	$\pm\%$ $\pm\%$
Gain Nonlinearity		●		3 12	8 30		3 12	20 60	ppm ppm
Input Offset Voltage	(Note 2)			± 1	± 10		± 1	± 10	μV
Input Offset Voltage Drift	(Note 2)	●		± 5	± 100		± 5	± 100	nV/ $^{\circ}\text{C}$
Input Noise Voltage	DC to 10Hz, $T_A = 25^{\circ}\text{C}$			1.9			1.9		$\mu\text{V}_{\text{p-p}}$
Input Bias Current		●		2.5	50 120		2.5	65 135	pA pA
Input Offset Current		●		10	50		10	65	pA
Common Mode Rejection Ratio	$V_{\text{CM}} = 2.3\text{V}$ to -4.7V (Note 3)	●	104	115		90	110		dB
Power Supply Rejection Ratio	$V_S = \pm 2.375\text{V}$ to $\pm 8\text{V}$	●	120			105			dB
Output Voltage Swing	$R_L = 2\text{k}$, $V_S = \pm 8\text{V}$	●	-7.2		6.2	-7.2		6.2	V
	$R_L = 10\text{k}$, $V_S = \pm 8\text{V}$	●	-7.7		7.5	-7.7		7.5	V
Supply Current		●		2.4 3.4	2.8 4.0		2.4 3.4	3.3 4.5	mA mA
Internal Sampling Frequency				2.8			2.8		kHz
Bandwidth				18			18		kHz

1100fc

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_S = \pm 5\text{V}$, $R_L = 10\text{k}$, $C_C = 1000\text{pF}$, unless otherwise noted.

PARAMETER	CONDITIONS		LTC1100AMJ (Note 4)			LTC1100MJ			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Gain Error		●		0.01	0.05 0.11		0.01	0.075 0.150	$\pm\%$ $\pm\%$
Gain Nonlinearity		●		3	8 40		3	20 65	ppm ppm
Input Offset Voltage	(Note 2)			± 1	± 10		± 1	± 10	μV
Input Offset Voltage Drift	(Note 2)	●		± 5	± 100		± 5	± 100	$\text{nV}/^\circ\text{C}$
Input Noise Voltage	DC to 10Hz, $T_A = 25^\circ\text{C}$			1.9			1.9		$\mu\text{V}_{\text{P-P}}$
Input Bias Current		●		5	50 300		5	65 450	pA pA
Input Offset Current		●			80			120	pA
Common Mode Rejection Ratio	$V_{\text{CM}} = -4.7\text{V}$ to 2.3V	●	100			90			dB
Power Supply Rejection Ratio	$V_S = \pm 2.375\text{V}$ to $\pm 8\text{V}$	●	115			95			dB
Output Voltage Swing	$R_L = 10\text{k}$, $V_S = \pm 8\text{V}$	●	-7.4		7.4	-7.4		7.4	V
	$R_L = 2\text{k}$, $V_S = \pm 8\text{V}$	●	-7.0		6.0	-7.0		6.0	V
Supply Current		●		2.4			2.4	3.3	mA
					4.2			4.6	mA
Internal Sampling Frequency				2.8			2.8		kHz
Bandwidth				18			18		kHz

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_S = \pm 5\text{V}$, $R_L = 10\text{k}$, $C_C = 1000\text{pF}$, unless otherwise specified.

PARAMETER	CONDITIONS		LTC1100ACS			LTC1100CSW			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Gain Error	$T_A = 25^\circ\text{C}$, $A_V = 100$	●		0.01	0.05		0.01	0.075	$\pm\%$
	$A_V = 100$				0.10			0.150	$\pm\%$
	$A_V = 10$	●		0.01	0.04		0.01	0.060	$\pm\%$
	$A_V = 10$	●			0.10			0.150	$\pm\%$
Gain Nonlinearity	$T_A = 25^\circ\text{C}$, $A_V = 100$	●		3	8		3	20	ppm
	$A_V = 100$			12	30		12	60	ppm
	$A_V = 10$	●		1	8		1	10	ppm
	$A_V = 10$	●			25			40	ppm
Input Offset Voltage	(Note 2)			± 1	± 10		± 1	± 10	μV
Input Offset Voltage Drift	(Note 2)	●		± 5	± 100		± 5	± 100	$\text{nV}/^\circ\text{C}$
Input Noise Voltage	DC to 10Hz, $T_A = 25^\circ\text{C}$			1.9			1.9		$\mu\text{V}_{\text{P-P}}$
Input Bias Current		●		2.5	50 120		2.5	65 135	pA pA
		●		10	50		10	65	pA
Common Mode Rejection Ratio	$V_{\text{CM}} = -4.7\text{V}$ to 2.3V , $A_V = 100$	●	104	115		90	110		dB
	$A_V = 10$	●	95			85			dB
Power Supply Rejection Ratio	$V_S = \pm 2.375\text{V}$ to $\pm 8\text{V}$	●	120			105			dB

LTC1100

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_S = \pm 5\text{V}$, $R_L = 10\text{k}$, $C_C = 1000\text{pF}$, unless otherwise noted.

PARAMETER	CONDITIONS		LTC1100ACS			LTC1100CSW			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage Swing	$R_L = 10\text{k}$, $V_S = \pm 8\text{V}$ $R_L = 2\text{k}$, $V_S = \pm 8\text{V}$	●	-7.2		6.2	-7.2		6.2	V
		●	-7.7		7.5	-7.7		7.5	V
Supply Current		●		2.4	2.8		2.4	3.3	mA
				3.4	4.0		3.4	4.5	mA
Internal Sampling Frequency				2.8			2.8		kHz
Bandwidth	$G = 100$			18			18		kHz
	$G = 10$			180			180		kHz

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.



Note 2: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high speed automatic test

systems. V_{OS} is measured to a limit determined by test equipment capability.

Note 3: See Applications Information, Single Supply Operation.




Note 4: Please consult Linear Technology Marketing.

BLOCK DIAGRAMS




NOTE: FOR A VOLTAGE GAIN OF 10V/V SHORT PIN 2 TO 3, AND PIN 14 TO 15.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS

Supply Current vs Supply Voltage




LTC1100 • TPC04

Power Supply Rejection Ratio vs Frequency




LTC1100 • TPC05

Common Mode Range vs Supply Voltage




LTC1100 • TPC06

CMRR vs Frequency




LTC1100 • TPC07

Output Voltage Swing vs Load




LTC1100 • TPC08

Undistorted Output Swing vs Frequency




LTC1100 • TPC09

Bias Current vs Common Mode Voltage




LTC1100 • TPC10

Voltage Noise vs Frequency



LTC1100 • TPC11


Internal Sampling Frequency vs Supply Voltage




LTC1100 • TPC12

TYPICAL PERFORMANCE CHARACTERISTICS


Large-Signal Transient Response
 $G = 100$, $V_S = \pm 5V$




Small-Signal Transient Response
 $G = 100$, $V_S = \pm 5V$




Overload Recovery
 $G = 100$, $V_S = \pm 5V$




Large-Signal Transient Response
 $G = 10$ (LTC1100CS Only), $V_S = \pm 5V$



Small-Signal Transient Response
 $G = 10$ (LTC1100CS Only), $V_S = \pm 5V$



Overload Recovery
 $G = 10$ (LTC1100CS Only), $V_S = \pm 5V$



PIN FUNCTIONS

8-Pin DIP (16-Pin SO)

Pin 1 (2) GND REF: Connect to system ground. This sets the zero reference for the internal op amps.

Pin 2 (4) CMRR: This pin tailors the gain of the internal amplifiers to maximize AC CMRR. For applications which emphasize CMRR requirements, connect a 100k resistor and a 10pF capacitor in series from CMRR to ground. See the Applications section.

Pin 3 (6) $-V_{IN}$: Inverting Input.

Pin 4 (7) V^- : Negative Supply.

Pin 5 (10) V^+ : Positive Supply.

Pin 6 (11) V_{IN} : Noninverting Input.

Pin 7 (13) COMP: This pin reduces the bandwidth of the internal amplifiers for applications at or near DC. Clock feedthrough from the internal sampling clock can also be

suppressed by using the COMP pin. The standard compensation circuit is a capacitor from COMP to V_{OUT} , sized to provide an RC pole with the internal 247k resistor (22.5k for LTC1100CS in gain-of-10 mode). See the Applications section.

Pin 8 (15) V_{OUT} : Signal Output.

16-Pin SO Package Only

(3) $G = 10$: Short to pin (2) for gain of 10. Leave disconnected for gain of 100.

(14) $G = 10$: Short to pin (15) for gain of 10. Leave disconnected for gain of 100.

NOTE: *Both* pins must be shorted or open to provide correct gain.

(1),(5),(8),(9),(12),(16) NC: No Internal Connection.

1100fc

APPLICATIONS INFORMATION

Common Mode Rejection

Due to very precise matching of the internal resistors, no trims are required to obtain a DC CMRR of better than 100dB; however, things change as frequency rises. The inverting amplifier is in a gain of 1.01 (1.1 for gain of 10), while the noninverting amplifier is in a gain of 99 (9 for gain of 10). As frequency rises, the higher gain amplifier hits its gain-bandwidth limit long before the low gain amplifier, degrading CMRR. The solution is straightforward—slow down the inverting amplifier to match the noninverting amp. Figure 1 shows the recommended circuit. The problem is less pronounced in the LTC1100CS in gain-of-10 mode; no CMRR trims are necessary.




Figure 1. Improving AC CMRR

Overcompensation

Many instrumentation amplifier applications process DC or low frequency signals only; consequently, the 18kHz (180kHz for $G = 10$) bandwidth of the LTC1100 can be reduced to minimize system errors or reduce transmitted clock noise by using the COMP pin. A feedback cap from COMP to V_{OUT} will react with the 247k internal resistor (22.5k for $G = 10$) to limit the bandwidth, as in Figure 2.




Figure 2. Overcompensation to Reduce System Bandwidth

Aliasing

The LTC1100 is a chopper-stabilized instrumentation amplifier; like all sampled systems it exhibits aliasing behavior for input frequencies at or near the internal sampling frequency. The LTC1100 incorporates specialized anti-aliasing circuitry which typically attenuates aliasing products by ≥ 60 dB; however, extremely sensitive systems may still have to take precautions to avoid aliasing errors. For more information, see the LTC1051/LTC1053 data sheet.

Single Supply Operation

The LTC1100 will operate on a single 5V supply, and the common mode range of the internal op amps includes ground; single supply operation is limited only by the output swing of the op amps. The internal inverting amplifier has a negative saturation limit of 5mV typically, setting the minimum common mode limit at 5mV/1.01 (or 1.1 for gain of 10). The inputs can be biased above ground, as shown in Figure 3. Low cost biasing components can be used since any errors appear as a common mode term and are rejected.

The minimum differential input voltage is limited by the swing of the output op amp. Lightly loaded, it will swing down to 5mV, allowing differential input voltages as low as 50 μ V (450 μ V for gain of 10). Single supply operation limits the LTC1100 to positive differential inputs only; negative inputs will give a saturated zero output.




Figure 3

MECHANICAL DRAWING OF A 5-PIN DIP PACKAGE. THE DRAWING SHOWS THE TOP VIEW, CORNER LEAD OPTION (4 PLCS), AND SIDE VIEW. DIMENSIONS ARE GIVEN IN INCHES AND MILLIMETERS.

TOP VIEW:

- Overall Width: $.300 \text{ BSC}$ (7.62 BSC)
- Pin Spacing: $.008 - .018$ (0.203 - 0.457)
- Pin Angle: $0^\circ - 15^\circ$
- Pin 1 to Pin 5 Distance: $.405$ (10.287 MAX)
- Pin 1 to Pin 4 Distance: $.220 - .310$ (5.588 - 7.874)

CORNER LEAD OPTION (4 PLCS):

- Lead Width: $.023 - .045$ (0.584 - 1.143) HALF LEAD OPTION
- Lead Width: $.045 - .068$ (1.143 - 1.650) FULL LEAD OPTION
- Lead Length: $.014 - .026$ (0.360 - 0.660)
- Lead Length: $.045 - .065$ (1.143 - 1.651)
- Lead Length: $.015 - .060$ (0.381 - 1.524)
- Lead Length: $.125$ 3.175 MIN
- Lead Length: $.100$ (2.54)

Side View:

- Lead Thickness: $.005$ (0.127) MIN
- Lead Thickness: $.025$ (0.635) RAD TYP
- Lead Thickness: $.200$ (5.080) MAX

NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS

Technical drawings of three mechanical parts with dimensions in inches and millimeters.

Part 1 (Left): A trapezoidal part with a top width of $.300 - .325$ (7.620 - 8.255), a bottom width of $.325 - .015$ (8.255 - 0.889), and a height of $.008 - .015$ (0.203 - 0.381). The bottom flange has a thickness of $+.035 - .015$ (0.889 - 0.381). The side flange has a thickness of $.065$ (1.651) TYP.

Part 2 (Middle): A part with a top width of $.045 - .065$ (1.143 - 1.651), a bottom width of $.100$ (2.54), and a height of $.018 \pm .003$ (0.457 $\pm$ 0.076). The side flange has a thickness of $.120$ (3.048) MIN and a height of $.020$ (0.508) MIN. The bottom flange has a thickness of $.130 \pm .005$ (3.302 $\pm$ 0.127).

Part 3 (Right): A rectangular part with a top width of $.400^*$ (10.160) MAX, a bottom width of $.255 \pm .015^*$ (6.477 $\pm$ 0.381), and a height of $.020$ (0.508) MIN. The part has four mounting holes labeled 1, 2, 3, and 4, and four additional features labeled 5, 6, 7, and 8.

NOTE:

1. DIMENSIONS ARE INCHES OR MILLIMETERS
- *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

Figure 1: Recommended Solder Pad Layout. This technical drawing shows the dimensions for the top and bottom solder pads of the device. The top pad has a width of $.030 \pm .005$ TYP and a height of $.045 \pm .005$. The bottom pad has a width of $.030 \pm .005$ TYP and a height of $.045 \pm .005$. The distance between the pads is $.420$ MIN. The pads are labeled with 'N' for the top and '1', '2', '3', 'N/2' for the bottom. The overall width of the pads is $.325 \pm .005$. A note indicates that the pads are to be $.050$ BSC (Basic Solder Pad).

NOTE:

1. DIMENSIONS IN _____ INCHES
(MILLIMETERS)
2. DRAWING NOT TO SCALE
3. PIN 1 IDENT, NOTCH ON
TOP AND CAVITIES ON THE
BOTTOM OF PACKAGES
ARE THE MANUFACTURING
OPTIONS. THE PART MAY BE
SUPPLIED WITH OR WITHOUT
ANY OF THE OPTIONS.
4. THESE DIMENSIONS DO NOT
INCLUDE MOLD FLASH OR
PROTRUSIONS. MOLD FLASH
OR PROTRUSIONS SHALL NOT
EXCEED .006" (0.15mm)

S16 (WIDE) 0502

1100fc