

MRLM124A-X-RH REV 2A0

Original Creation Date: 11/11/98

Last Update Date: 03/28/00

Last Major Revision Date: 03/16/00

**QUAD OPERATIONAL AMPLIFIER, SINGLE SUPPLY, LOW POWER:
GUARANTEED TO 100K RAD(Si) TESTED TO MIL-STD-883,
METHOD 1019.5**

General Description

The LM124A consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM124A can be directly operated off of the standard +5Vdc power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional ± 15 Vdc power supplies.

Industry Part Number

LM124A

Prime Die

LM1902

NS Part Numbers

LM124AJRQML
LM124AJRQMLV
LM124AWGRQML
LM124AWGRQMLV
LM124AWRQML
LM124AWRQMLV

Controlling Document

SEE FEATURES SECTION

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp Description
Temp (°C)

1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Dynamic tests at	+25
8A	Dynamic tests at	+125
8B	Dynamic tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- Internally frequency compensated for unity gain.
- Large DC voltage gain. 100db
- Wide bandwidth (unity gain) 1MHz
(temperature compensated)
- Wide power supply range:
 - Single supply 3V or 32V
 - or dual supply $\pm 1.5V$ to $\pm 16V$
- Very low supply current drain (700uA) - essentially independent of supply voltage.
- Low input biasing current 45nA
(temperature compensated)
- Low input offset voltage 2mV
and offset current 5nA
- Input common-mode voltage range includes ground.
- Differential input voltage range equal to the power supply voltage.
- Large output voltage swing. 0V to $V+ - 1.5V$
- CONTROLLING DOCUMENTS:

LM124AJRQML	5962R9950401QCA
LM124AJRQMLV	5962R9950401VCA
LM124AWGRQML	5962R9950401QZA
LM124AWGRQMLV	5962R9950401VZA
LM124AWRQML	5962R9950401QDA
LM124AWRQMLV	5962R9950401VDA

- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Rating indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade
- Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{jmax} (maximum junction temperature), Θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{dmax} = (T_{jmax} - T_A) / \Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.
- Note 3: Short circuits from the output to V_+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40mA independent of the magnitude of V_+ . At values of supply voltage in excess of +15Vdc, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.
- Note 4: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V_+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3Vdc (at 25 C).
- Note 5: Human body model, 1.5K Ohms in series with 100 pF.

Electrical Characteristics

DC PARAMETERS: See NOTE 3

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vio	Input Offset Voltage	Vcc+ = 30V, Vcc- = Gnd, Vcm = -15V			-2	2	mV	1
					-4	4	mV	2, 3
		Vcc+ = 2V, Vcc- = -28V, Vcm = 13V			-2	2	mV	1
					-4	4	mV	2, 3
		Vcc+ = 5V, Vcc- = Gnd, Vcm = -1.4V			-2	2	mV	1
					-4	4	mV	2, 3
		Vcc+ = 2.5V, Vcc- = -2.5, Vcm = 1.1V			-2	2	mV	1
					-4	4	mV	2, 3
Iio	Input Offset Current	Vcc+ = 30V, Vcc- = Gnd, Vcm = -15V			-10	10	nA	1, 2
					-30	30	nA	3
		Vcc+ = 2V, Vcc- = -28V, Vcm = 13V			-10	10	nA	1, 2
					-30	30	nA	3
		Vcc+ = 5V, Vcc- = Gnd, Vcm = -1.4V			-10	10	nA	1, 2
					-30	30	nA	3
		Vcc+ = 2.5V, Vcc- = -2.5, Vcm = 1.1V			-10	10	nA	1, 2
					-30	30	nA	3
+Iib	Input Bias Current	Vcc+ = 30V, Vcc- = Gnd, Vcm = -15V			-50	+0.1	nA	1, 2
					-100	+0.1	nA	3
		Vcc+ = 2V, Vcc- = -28V, Vcm = 13V			-50	+0.1	nA	1, 2
					-100	+0.1	nA	3
		Vcc+ = 5V, Vcc- = Gnd, Vcm = -1.4V			-50	+0.1	nA	1, 2
					-100	+0.1	nA	3
		Vcc+ = 2.5V, Vcc- = -2.5V, Vcm = 1.1V			-50	+0.1	nA	1, 2
					-100	+0.1	nA	3

Electrical Characteristics

DC PARAMETERS: See NOTE 3 (Continued)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
-I _{ib}	Input Bias Current	V _{cc+} = 30V, V _{cc-} = Gnd, V _{cm} = -15V			-50	+0.1	nA	1, 2
					-100	+0.1	nA	3
		V _{cc+} = 2V, V _{cc-} = -28V, V _{cm} = 13V			-50	+0.1	nA	1, 2
					-100	+0.1	nA	3
		V _{cc+} = 5V, V _{cc-} = Gnd, V _{cm} = -1.4V			-50	+0.1	nA	1, 2
					-100	+0.1	nA	3
		V _{cc+} = 2.5V, V _{cc-} = -2.5, V _{cm} = 1.1V			-50	+0.1	nA	1, 2
					-100	+0.1	nA	3
+PSRR	Power Supply Rejection Ratio	V _{cc-} = Gnd, V _{cm} = -1.4V, 5V ≤ V _{cc} ≤ 30V			-100	100	uV/V	1, 2, 3
CMRR	Common Mode Rejection Ratio				76		dB	1, 2, 3
I _{os+}	Output Short Circuit Current	V _{cc+} = 30V, V _{cc-} = Gnd, V _o = 25V			-70		mA	1, 2, 3
I _{cc}	Power Supply Current	V _{cc+} = 30V, V _{cc-} = Gnd				3	mA	1, 2
						4	mA	3
Delta V _{io} / Delta T	Input Offset Voltage Temperature Sensitivity	+25 °C ≤ T _A ≤ +125 °C, +V _{cc} = 5V, -V _{cc} = 0V, V _{cm} = -1.4V	1		-30	30	uV/°C	2
		-55 °C ≤ T _A ≤ +25 °C, +V _{cc} = 5V, -V _{cc} = 0V, V _{cm} = -1.4V	1		-30	30	uV/°C	3
Delta I _{io} / Delta T	Input Offset Current Temperature Sensitivity	+25 °C ≤ T _A ≤ +125 °C, +V _{cc} = 5V, -V _{cc} = 0V, V _{cm} = -1.4V	1		-400	400	pA/°C	2
		-55 °C ≤ T _A ≤ +25 °C, +V _{cc} = 5V, -V _{cc} = 0V, V _{cm} = -1.4V	1		-700	700	pA/°C	3

Electrical Characteristics

AC/DC PARAMETERS: See NOTE 3

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vol	Logical "0" Output Voltage	Vcc+ = 30V, Vcc- = Gnd, Rl = 10K Ohms				35	mV	4, 5, 6
		Vcc+ = 30V, Vcc- = Gnd, Iol = 5mA				1.5	V	4, 5, 6
		Vcc+ = 4.5V, Vcc- = Gnd, Iol = 2uA				0.4	V	4, 5, 6
Voh	Logical "1" Output Voltage	Vcc+ = 30V, Vcc- = Gnd, Ioh = -10mA			27		V	4, 5, 6
		Vcc+ = 4.5V, Vcc- = Gnd, Ioh = -10mA			2.4		V	4, 5, 6
Avs+	Voltage Gain	Vcc+ = 30V, Vcc- = Gnd, 1V ≤ Vo ≤ 26V, Rl = 10K Ohms			50		V/mV	4
					25		V/mV	5, 6
		Vcc+ = 30V, Vcc- = Gnd, 5V ≤ Vo ≤ 20V, Rl = 2K Ohms			50		V/mV	4
					25		V/mV	5, 6
Avs	Voltage Gain	Vcc+ = 5V, Vcc- = Gnd, 1V ≤ Vo ≤ 2.5V, Rl = 10K Ohms			10		V/mV	4, 5, 6
		Vcc+ = 5V, Vcc- = Gnd, 1V ≤ Vo ≤ 2.5V, Rl = 2K Ohms			10		V/mV	4, 5, 6
+Vop	Maximum Output Voltage Swing	Vcc+ = 30V, Vcc- = Gnd, Vo = +30V, Rl = 10K Ohms			27		V	4, 5, 6
		Vcc+ = 30V, Vcc- = Gnd, Vo = +30V, Rl = 2K Ohms			26		V	4, 5, 6
TR(tr)	Transient Response: Rise Time	Vcc+ = 30V, Vcc- = Gnd				1	uS	7, 8A, 8B
TR(os)	Transient Response: Overshoot	Vcc+ = 30V, Vcc- = Gnd				50	%	7, 8A, 8B
Sr+	Slew Rate: Rise	VCC+ = 30V, VCC- = GND			0.1		V/uS	7, 8A, 8B
Sr-	Slew Rate: Fall	Vcc+ = 30V, Vcc- = Gnd			0.1		V/uS	7, 8A, 8B

Electrical Characteristics

AC PARAMETERS: See NOTE 3

(The following conditions apply to all the following parameters, unless otherwise specified.)
AC: +Vcc = 30V, -Vcc = 0V

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
NI(BB)	Noise Broadband	+Vcc = 15V, -Vcc = -15V, BW = 10Hz to 5KHz				15	uV/rms	7
NI(PC)	Noise Popcorn	+Vcc = 15V, -Vcc = -15V, Rs = 20K Ohms, BW = 10Hz to 5KHz				50	uV/pk	7
Cs	Channel Separation	+Vcc = 30V, -Vcc = Gnd, Rl = 2K Ohms			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, A to B			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, A to C			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, A to D			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, B to A			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, B to C			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, B to D			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, C to A			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, C to B			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, C to D			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, D to A			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, D to B			80		dB	7
		Rl = 2K Ohms, Vin = 1V and 16V, D to C			80		dB	7

DC PARAMETERS: DRIFT VALUES (See NOTE 3)

(The following conditions apply to all the following parameters, unless otherwise specified.)
DC: "Delta calculations performed on QMLV devices at group B, subgroup 5 only".

Vio	Input Offset Voltage	Vcc+ = 30V, Vcc- = Gnd, Vcm = -15V			-0.5	0.5	mV	1
+Iib	Input Bias Current	Vcc+ = 30V, Vcc- = Gnd, Vcm = -15V			-10	10	nA	1
-Iib	Input Bias Current	Vcc+ = 30V, Vcc- = Gnd, Vcm = -15V			-10	10	nA	1

Electrical Characteristics

DC PARAMETERS: POST RADIATION LIMITS +25 C (See NOTE 3)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vio	Input Offset Voltage	Vcc+ = 30V, Vcc- = Gnd, Vcm = -15V	3		-2.2	2.2	mV	1
		Vcc+ = 2V, Vcc- = -28V, Vcm = -13V	3		-2.2	2.2	mV	1
		Vcc+ = 5V, Vcc- = GND, Vcm = -1.4V	3		-2.2	2.2	mV	1
		Vcc+ = 2.5V, Vcc- = -2.5, Vcm = -1.1V	3		-2.2	2.2	mV	1
Iio	Input Offset Current	Vcc+ = 30V, Vcc- = GND, Vcm = -15V	3		-15	15	nA	1
		Vcc+ = 2V, Vcc- = -28V, Vcm = 13V	3		-15	15	nA	1
		Vcc+ = 5V, Vcc- = GND, Vcm = 1.4V	3		-15	15	nA	1
		Vcc+ = 2.5V, Vcc- = -2.5V, Vcm = 1.1V	3		-15	15	nA	1
+Iib	Input Bias Current	Vcc+ = 30V, Vcc- = GND, Vcm = -15V	3		-75	+0.1	nA	1
		Vcc+ = 2V, Vcc- = -28V, Vcm = 13V	3		-75	+0.1	nA	1
		Vcc+ = 5V, Vcc- = GND, Vcm = -1.4V	3		-75	+0.1	nA	1
		Vcc+ = 2.5V, Vcc- = -2.5V, Vcm = -1.1V	3		-75	+0.1	nA	1
-Iib	Input Bias Current	Vcc+ = 30V, Vcc- = GND, Vcm = -15V	3		-75	+0.1	nA	1
		Vcc+ = 2V, Vcc- = -28V, Vcm = 13V	3		-75	+0.1	nA	1
		Vcc+ = 5V, Vcc- = GND, Vcm = -1.4V	3		-75	+0.1	nA	1
		Vcc+ = 2.5V, Vcc- = -2.5V, Vcm = 1.1V	3		-75	+0.1	nA	1
Avs+	Voltage Gain	Vcc+ = 30V, Vcc- = GND, $1V \leq V_o \leq 26V$, Rl = 10K Ohms	3		40		V/mV	4
		Vcc+ = 30V, Vcc- = GND, $5V \leq V_o \leq 20V$, Rl = 2K Ohms	3		40		V/mV	4

Note 1: Calculated parameters.

Note 2: Test on A360/J273 or bench test.



Note 3: Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in MIL-STD-883, Method 1019.5

Graphics and Diagrams

GRAPHICS#	DESCRIPTION
05275HRA3	CERPACK (W), 14 LEAD (B/I CKT)
09173HRA2	CERDIP (J), 14 LEAD (B/I CKT)
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)
P000254B	CERAMIC SOIC (WG), 14 LEAD (PINOUT)
P000288A	CERDIP (J), 14 LEAD (PINOUT)
P000474A	CERPACK (W), 14 LEAD (PIN OUT)
W14BRN	CERPACK (W), 14 LEAD (P/P DWG)
WG14ARC	CERAMIC SOIC (WG), 14LD (P/P DWG)

See attached graphics following this page.


R E V I S I O N S				
LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
H	REVISE PER CURRENT STD; REDRAW	10001	09/15/93	TL/



CONTROLLING DIMENSION: INCH

NOTES: UNLESS OTHERWISE SPECIFIED


1. LEAD FINISH TO BE 200 MICROMETERS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
2. JEDEC REGISTRATION MO-036, VARIATION AB, DATED 04/1981.




MIL/AERO MIL-M-38510
CONFIGURATION CONTROL CONFIGURATION CONTROL

APPROVALS	DATE	NATIONAL SEMICONDUCTOR CORPORATION	
DRAWN LEQUANG	09/15/93	2900 Semiconductor Drive, Santa Clara, CA 95052-8090	
DFTG. CHK.			
ENGR. CHK.			
APPROVAL			
		SCALE	DRAWING NUMBER
		N/A	MKT-J14A
		DO NOT SCALE	SHEET 1 OF 1
			REV H

CERDIP (J) ,
14 LEAD,




LM124AWG, LM124WG
 14 - LEAD CERAMIC SOIC
 CONNECTION DIAGRAM
 TOP VIEW
 P000254B



LM124AJ, LM124J
 14 - LEAD DIP
 CONNECTION DIAGRAM
 TOP VIEW
 P000288A




National Semiconductor™
 MIL/AEROSPACE OPERATIONS
 2900 SEMICONDUCTOR DRIVE
 SANTA CLARA, CA 95050



LM124AW, LM124W
 14 - LEAD CERAMIC CERPACK
 CONNECTION DIAGRAM
 TOP VIEW
 P000474A

REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
A	RELEASE TO DOCUMENT CONTROL	11375	02/29/1996
B	LD PITCH TOL WAS ±.005; CHANGE LD RADIUS TO REF DIM; REMOVE THE OTHER R.006±.002; DIM .040±.003 WAS .037±.003	11442	04/19/1996
C	R .015[0.38] WAS R .006[0.15]	11839	10/08/1997



NOTES: UNLESS OTHERWISE SPECIFIED

1. LEAD FINISH: SOLDER DIPPED WITH Sn60 OR Sn63 SOLDER CONFORMING TO MIL-PRF-38535 TO A MINIMUM THICKNESS OF 200 MICRONS/5.08 MICROMETERS. SOLDER MAY BE APPLIED OVER LEAD BASIS METAL OR Sn PLATE. MAXIMUM LIMIT MAY BE INCREASED BY .003 IN/ 0.08mm AFTER LEAD FINISH APPLIED.
2. LEAD 1 IDENTIFICATION SHALL BE:
a) A NOTCH OR OTHER MARK WITHIN THIS AREA
b) A TAB ON LEAD 1, EITHER SIDE
3. NO JEDEC REGISTRATION AS OF FEBRUARY 1996.

MIL-PRF-38535
CONFIGURATION CONTROL

APPROVALS	DATE	BY
DESIGN MARTY SUCHY	02/29/96	
TEST CHK.		
ENG CHK.		
PROJECTION 1 INCH 1 INCH		
SCALE	SIZE	DRAWING NUMBER
N/A	C	(SC)MKT-WG14A
DO NOT SCALE DRAWING		
SHEET 1 of 1		

National Semiconductor	
2000 Semiconductor Dr., Santa Clara, CA 95052-8000	
CERPACK, 14 LEAD, GULL WING	

Revision History

Rev	ECN #	Rel Date	Originator	Changes
0A0	M0003130	11/30/99	Rose Malone	Initial MDS Release: MRLM124A-X-RH, Rev. 0A0 - Rad hard Data Sheet.
1A0	M0003583	03/28/00	Rose Malone	Update MDS: MRLM124A-X-RH, Rev. 0A0 to MRLM124A-X-RH, Rev. 1A0. Changed Main Table, Subgrp Description - Subgroups 7, 8A, 8B from Functional to Dynamic tests. Features Section - Controlling Documents. Electrical Section subgroups for TR(tr), TR(os), Sr+, Sr- from 9,10,11 to 7, 8A, 8B and NI(BB), NI(PC), Cs from 4 to 7. Added to Delta Vio/Delta T and Delta Iio/Delta T Condition the following parameters: +Vcc = 5V, -Vcc = GND, Vcm = -1.4V. Drift Values Section: DC Condition deleting reference to JAN S.
2A0	M0003646	03/28/00	Rose Malone	Update MDS - MRLM124A-X-RH, Rev. 1A0 to MRLM124A-X-RH, Rev. 2A0. Parameters Delta Vio/Delta T and Delta Iio/Delta T changed from $+25\text{ C} \leq \text{TA} \leq +125\text{ C}$ and $-55\text{ C} \leq \text{TA} \leq +25\text{ C}$. Is Now, $+25\text{ C} \leq \text{TA} \leq +125\text{ C}$, +Vcc = 5V, -Vcc = 0V, Vcm = -1.4V and $-55\text{ C} \leq \text{TA} \leq +25\text{ C}$, +Vcc = 5V, -Vcc = 0V, Vcm = -1.4V. To clarify the Tempco test Conditions.