

MNLM6164-X REV 2A1

Original Creation Date: 08/03/95

Last Update Date: 06/17/98

Last Major Revision Date: 05/27/98

HIGH SPEED OPERATIONAL AMPLIFIER

General Description

The LM6164 high-speed amplifier exhibits an excellent speed-power product in delivering 300 V/uS and 175 MHz GBW (stable down to gains as low as +5) with only 5 mA of supply current. Further, power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to +5V.

This amplifier is built with National's VIP[™] (Vertically Integrated PNP) process which provides fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

Industry Part Number

LM6164

Prime Die

LM6164B

NS Part Numbers

LM6164J-QMLV*
LM6164J/883**
LM6164W/883 ***
LM6164WG-QMLV****
LM6164WG/883*****

Controlling Document

See Features Page

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- High slew rate 300 V/uS
- High GBW product 175MHz
- Low supply current 5mA
- Fast settling 100nS to 0.1%
- Low differential gain <0.1%
- Low differential phase <0.1 degrees
- Wide supply range 4.75V to 32V
- Stable with unlimited capacitive load
- SMD : 5962-8962401VPA*, PA**, HA***, VXA****, XA*****

Applications

- Video amplifier
- Wide-bandwidth signal conditioning
- Radar
- Sonar

(Absolute Maximum Ratings)

(Note 1)

Supply Voltage (V+ - V-)	36V
Differential Input Voltage Range (Note 4)	±8V
Common-Mode Input Voltage Range (Note 6)	(V+ - 0.7V) to (V- - 7V)
Output Short Circuit to Gnd (Note 3)	Continuous
Power Dissipation (Note 2)	400mW
Soldering Information (Soldering, 10 seconds)	260 C
Storage Temperature Range	-65 C to +150 C
Maximum Junction Temperature	150 C
Thermal Resistance	
ThetaJA	
CERDIP (Still Air)	113 C/W
CERDIP (500LF/Min Air flow)	51 C/W
CERPAK (Still Air)	228 C/W
CERPAK (500LF/Min Air flow)	140 C/W
CERAMIC SOIC (Still Air)	228 C/W
CERAMIC SOIC (500LF/Min Air flow)	140 C/W
ThetaJC	
CERDIP	21 C/W
CERPAK	21 C/W
CERAMIC SOIC	21 C/W
Package Weight (Typical)	
CERDIP	TBD
CERPAK	TBD
CERAMIC SOIC	220mg
ESD Tolerance (Note 4, 5)	±500V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{dmax} = (T_{jmax} - T_A) / \Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150 C.

Note 4: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially Vio, Ios, and Noise).

Note 5: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100pF in series with 1500 Ohms.

Note 6: The voltage between V+ and either input pin must not exceed 36V.

Recommended Operating Conditions

(Note 1)

Temperature Range

$-55\text{ C} \leq T_A \leq +125\text{ C}$

Supply Voltage Range

4.75V to 32V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $V_{cc} = \pm 15V$, $V_{cm} = 0V$, $R_l \geq 100K$ Ohms, $R_s = 10K$ Ohms.

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vio	Input Offset Voltage				-4	4	mV	1
					-6	6	mV	2, 3
Iib	Input Bias Current				-3	3	uA	1
					-6	6	uA	2, 3
Iio	Input Offset Current				-350	350	nA	1
					-800	800	nA	2, 3
+Vcmr	Positive Common-Mode Voltage Range	$V_{cc} = \pm 15V$			13.9		V	1
		$V_{cc} = \pm 15V$			13.8		V	2, 3
		$V_{cc} = +5V$	2		3.9		V	1
			2		3.8		V	2, 3
-Vcmr	Negative Common-Mode Voltage Range	$V_{cc} = \pm 15V$				-13.3	V	1
		$V_{cc} = \pm 15V$				-13.1	V	2, 3
		$V_{cc} = +5V$	2			1.7	V	1
			2			1.9	V	2, 3
CMRR	Common-Mode Rejection Ratio	$-12.9V \leq V_{cm} \leq 13.9V$			86		dB	1
		$-12.7V \leq V_{cm} \leq 13.8V$			80		dB	2, 3
PSRR	Power Supply Rejection Ratio	$\pm 10V \leq V_{cc} \leq \pm 16V$			86		dB	1
		$\pm 10V \leq V_{cc} \leq \pm 16V$			80		dB	2, 3
Ios	Output Short Circuit Current	Source				-30	mA	1
						-20	mA	2, 3
		Sink			30		mA	1
					20		mA	2, 3
Icc	Supply Current					6.5	mA	1
						6.8	mA	2, 3
Avs	Large Signal Voltage Gain	$V_{out} = \pm 10V$, $R_l = 2K$ Ohms	1		1.8		V/mV	1
		$V_{out} = \pm 10V$, $R_l = 2K$ Ohms	1		0.9		V/mV	2, 3
+Vop	Positive Voltage Swing	$V_{cc} = \pm 15V$, $R_l = 2K$ Ohms			13.5		V	1
		$V_{cc} = \pm 15V$, $R_l = 2K$ Ohms			13.3		V	2, 3
		$V_{cc} = +5V$, $R_l = 2K$ Ohms			3.5		V	1
					3.3		V	2, 3

Electrical Characteristics

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC: $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_L \geq 100K$ Ohms, $R_S = 10K$ Ohms.

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
-Vop	Negative Voltage Swing	$V_{CC} = \pm 15V$, $R_L = 2K$ Ohms				-13.0	V	1
		$V_{CC} = \pm 15V$, $R_L = 2K$ Ohms				-12.7	V	2, 3
		$V_{CC} = +5V$, $R_L = 2K$ Ohms				1.7	V	1
						2.0	V	2, 3

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)

AC: $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_L \geq 100K$ Ohms, $R_S = 10K$ Ohms.

Gbw	Gain Bandwidth Product	$f = 20MHz$			140		MHz	4
					80		MHz	5, 6
+Sr	Slew Rate	Output step = -10V to +10V, $A_v = +5$, $V_{in} = 4V$ step			200		V/uS	4
					180		V/uS	5, 6
-Sr	Slew Rate	Output step = +10V to -10V, $A_v = +5$, $V_{in} = 4V$ step			200		V/uS	4
					180		V/uS	5, 6
ts	Setting Time	10V step to 0.1% , $A_v = -4$, $R_L = 2K$ Ohms				275	nS	9
						300	nS	10, 11

DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC: $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_L \geq 100K$ Ohms, $R_S = 10K$ Ohms. "Delta calculations performed on QMLV devices at Group B, Subgroup 5 ONLY"

Vio	Input Offset Voltage				-0.6	+0.6	mV	1
Iib	Input Bias Current				-0.5	+0.5	uA	1
Iio	Input Offset Current				-35	+35	nA	1
CMRR	Common-Mode Rejection Ratio	$-12.9V \leq V_{CM} \leq 13.9V$			-5	+5	dB	1

Note 1: Voltage gain is the total output swing (20V) divided by the signal required to produce that swing.


Note 2: For single supply operation, the following conditions apply: $V_+ = 5V$, $V_- = 0V$, $V_{CM} = 2.5V$, $V_{out} = 2.5V$. Vio adjust pins are each connected to V_- to realize maximum output swing. This connection will degrade Vio.

Graphics and Diagrams


GRAPHICS#	DESCRIPTION
05885HRA4	CERDIP (J), 8 LEAD (B/I CKT)
06190HRA3	CERPACK (W, WG), 10LD (B/I CKT)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
P000246A	CERDIP (J), 8 LEAD (PINOUT)
P000247A	CERPACK (W), 10 LEAD (PINOUT)
P000362A	CERAMIC SOIC (WG), 10 LEAD (PINOUT)
W10ARG	CERPACK (W), 10 LEAD (P/P DWG)
WG10ARC	CERAMIC SOIC (WG), 10 LEAD (P/P DWG)

See attached graphics following this page.

LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
L	REVISE PER CURRENT STD; REDRAW	10002	09/21/93	TL/



2. JEDEC REGISTRATION MO-036, VARIATION AA, DATED 04/1981.

	SCALE	SIZE	DRAWING NUMBER	REV
	N/A	B	MKT-J08A	L
	DO NOT SCALE	DRAWING	SHEET	OF




LM6164J
 8 - LEAD DIP
 CONNECTION DIAGRAM
 TOP VIEW
 P000246A



National Semiconductor™

MIL/AEROSPACE OPERATIONS
 2900 SEMICONDUCTOR DRIVE
 SANTA CLARA, CA 95050




LM6164W
10 - LEAD CERPACK
CONNECTION DIAGRAM
TOP VIEW
P000247A



National Semiconductor™

MIL/AEROSPACE OPERATIONS
 2900 SEMICONDUCTOR DRIVE
 SANTA CLARA, CA 95050




LM6164WG
10 - LEAD CERAMIC SOIC
CONNECTION DIAGRAM
TOP VIEW
P000362A



National Semiconductor™
 MIL/AEROSPACE OPERATIONS
 2900 SEMICONDUCTOR DRIVE
 SANTA CLARA, CA 95050

REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
F	REVISE AND REDRAW PER NEW STANDARD.	10510	07/28/94
G	.017±.002 WAS .017±.020.	10654	10/21/94





NOTES: UNLESS OTHERWISE SPECIFIED.

1. LEAD FINISH: SOLDER DIPPED WITH Sn60 OR Sn63 SOLDER CONFORMING TO MIL-M-38510 TO A MINIMUM THICKNESS OF 200 MICROINCHES. SOLDER MAY BE APPLIED OVER LEAD BASIS METAL OR Sn PLATE.
2. MAXIMUM LIMIT MAY BE INCREASED BY .003 INCHES AFTER LEAD FINISH APPLIED.
3. LEAD 1 IDENTIFICATION SHALL BE:
 - a) A NOTCH OR OTHER MARK WITHIN THIS AREA
 - b) A TAB ON LEAD 1, EITHER SIDE
4. REFERENCE JEDEC REGISTRATION M0-003, VARIATION AG, DATED 06/01/76.

MIL/AERO
CONFIGURATION CONTROL

MIL-M-38510
CONFIGURATION CONTROL

APPROVALS		DATE	
DESIGN	<i>D.C. Grady</i>	07/28/94	
DFTG. CHK.			
EMGR. CHK.			
<div>PROJECTION</div> 			
SCALE	N/A	SIZE	C
DRAWING NUMBER		MKT-W10A	
REV		G	
DO NOT SCALE DRAWING		SHEET 1 of 1	

 <i>National Semiconductor</i>
2900 Semiconductor dr., Santa Clara, CA 95052-8090



CERPACK, 10 LEAD

National Semiconductor
2000 Semiconductor dr., Santa Clara, CA 95052-8090

CERPACK, 10 LEAD

REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
A	RELEASE TO DOCUMENT CONTROL	11374	02/29/1996
B	LD PITCH TOL WAS $\pm .005$; CHANGE LD RADIUS TO REF DIM; REMOVE THE OTHER R .006 $\pm .002$ DIM .040 $\pm .003$ WAS .037 $\pm .003$	11441	04/19/1996
C	R .015(0.38) WAS R .006(0.15)	11838	10/08/1997

BY/APP'D	DATE	MS/KH



CONTROLLING DIMENSION IS INCH
VALUES IN | | ARE MILLIMETERS

MIL-PRF-38535 CONFIGURATION CONTROL

NOTES: UNLESS OTHERWISE SPECIFIED

- LEAD FINISH: SOLDER DIPPED WITH Sn60 OR Sn63 SOLDER CONFORMING TO MIL-PRF-38535 TO A MINIMUM THICKNESS OF 200 MICRONS/ 5.08 MICROMETERS. SOLDER MAY BE APPLIED OVER LEAD BASIS METAL OR Sn PLATE. MAXIMUM LIMIT MAY BE INCREASED BY .003 IN/ 0.08mm AFTER LEAD FINISH APPLIED.
- LEAD 1 IDENTIFICATION SHALL BE:
 - A NOTCH OR OTHER MARK WITHIN THIS AREA
 - A TAB ON LEAD 1, EITHER SIDE
- NO JEDEC REGISTRATION AS OF FEBRUARY 1996.

APPROVALS	DATE	BY/APP'D
DRN	02/29/96	
DESIGN		
TEST		
WORK		
National Semiconductor 2900 Semiconductor Dr., Santa Clara, CA 95052-8000		
CERPACK, 10 LEAD, GULL WING		
SCALE	SIZE	REV
N/A	C	C
DO NOT SCALE DRAWING		

Revision History

Rev	ECN #	Rel Date	Originator	Changes
1A1	M0002856	06/17/98	Barbara Lopez	Update MDS: MNL6164-X Rev. 0A0 to MNL6164-X Rev. 1A1. Deleted E and W-SMD ID. Added WG ID. Added SMD number for WG package. Added package weight. Added WG package to thermal resistance, updated note 6, deleted note 7, added power dissipation limit to Absolute section. Updated subgroups to match SMD, added note 2 in Electrical section. Added MKT, Burn-In CKT and Pinout for all packages.
2A1	M0002906	06/17/98	Rose Malone	Updated MDS: MNL6164-X, Rev. 1A1 to MNL6164-X, Rev. 2A1. Package Weight for Ceramic SOIC, Drift Section and QMLV reference. Arranged the SMD references in the Features section to match Main Table.