

LCK4801 Low-Voltage HSTL Differential Clock

General

The LCK4801 is a low-voltage, 3.3 V HSTL differential clock synthesizer. The LCK4801 supports two differential HSTL output pairs with frequencies from 336 MHz to 1 GHz. The clock is designed to support single and multiple processor systems that require HSTL differential inputs. The LCK4801 contains a fully integrated PLL (phase-locked loop) which multiplies the HSTL_CLK or PECL_CLK input frequency to match individual processor clock frequencies. The PLL can be bypassed so that the PCLK outputs are fed from the HSTL_CLK or PECL_CLK input for test purposes. All outputs are powered from a 2 V external supply to reduce onchip power consumption. All outputs are HSTL. The PLL can operate in the internal feedback mode, or in the external feedback mode for board level debugging applications.

Features

- Two fully selectable clock inputs.
- Fully integrated PLL.
- 336 MHz to 1 GHz output frequencies.
- HSTL outputs.
- HSTL and LVPECL reference clocks.
- 32-pin TQFP package.
- Pin compatible with *Motorola*® MPC998.
- Agere Systems Inc. chip has expanded frequency range and improved performance:
 - MPC998 range is 520 MHz-840MHz.
 - LCK4801 range is 336 MHz-1 GHz.

Description





Figure 1. LCK4801 Logic Diagram

Description (continued)



2275 (F)

Figure 2. 32-Pin TQFP

Pin Information

Table 1. Pin Description

Pin Number	Pin Name	I/O ¹	Туре	Description
1	VDDD	Р	Power Supply	3.3 V power supply.
2	TESTM	I	LVCMOS	M divider test pins.
3	Vss	G	Ground	Digital ground.
4	PCLK0_EN	I	LVCMOS	PCLK0 enable.
5	PCLK1_EN	I	LVCMOS	PCLK1 enable.
6	REF_SEL	I	LVCMOS	Selects the PLL input reference clock.
7	HSTL_CLK	I	Differential HSTL	PLL reference clock input.
8	HSTL_CLK	I	Differential HSTL	PLL reference clock input.
9	PECL_CLK	I	Differential LVPECL	PLL reference clock input.
10	PECL_CLK	I	Differential LVPECL	PLL reference clock input.
11	EXTFB_EN	I	LVCMOS	External feedback enable.
12	EXTFB_IN	I	Differential HSTL	External feedback input.
13	EXTFB_IN	I	Differential HSTL	External feedback input.
14	VDDHSTL	Р	Power Supply	Output buffers power supply.
15	EXTFB_OUT	0	Differential HSTL	External feedback output clock.
16	EXTFB_OUT	0	Differential HSTL	External feedback output clock.
17	VDDHSTL	Р	Power Supply	Output buffers power supply.
18	PCLK1	0	Differential HSTL	Output clock 1.
19	PCLK1	0	Differential HSTL	Output clock 1.
20	PCLK0	0	Differential HSTL	Output clock 0.
21	PCLK0	0	Differential HSTL	Output clock 0.
22	VDDHSTL	Р	Power Supply	Output buffers power supply.
23	PLLREF_EN	I	LVCMOS	PLL reference enable.
24	PLL_BYPASS	I	LVCMOS	Input signal PLL bypass.
25	Vss	Р	Ground	Analog ground for PLL.
26	RESET	I	LVCMOS	PLL bypass reset (for test use).
27	SEL[4]	I	LVCMOS	Selection of input and feedback frequency.
28	SEL[3]	I	LVCMOS	Selection of input and feedback frequency.
29	SEL[2]	I	LVCMOS	Selection of input and feedback frequency.
30	SEL[1]	Ī	LVCMOS	Selection of input and feedback frequency.
31	SEL[0]	I	LVCMOS	Selection of input and feedback frequency.
32	Vdda	Р	Power Supply	3.3 V filtered for PLL (PLL power supply).

^{1.} P = power, I = input, G = ground, O = output.

Pin Information (continued)

Table 2. Frequency Selection

Selection			Input Divide	Feedback Divide	PCLK (MHz) for Given Input Frequency (MHz)			/ (MHz)		
4	3	2	1	0	М	N	70	100	120	125
0	0	0	0	0	5	24	336	480	576	600
0	0	0	0	1	5	25	350	500	600	625
0	0	0	1	0	5	26	364	520	624	650
0	0	0	1	1	5	27	378	540	648	675
0	0	1	0	0	5	28	392	560	672	700
0	0	1	0	1	5	29	406	580	696	725
0	0	1	1	0	5	30	420	600	720	750
0	0	1	1	1	5	31	434	620	744	775
0	1	0	0	0	5	32	448	640	768	800
0	1	0	0	1	5	33	462	660	792	825
0	1	0	1	0	5	34	476	680	816	850
0	1	0	1	1	5	35	490	700	840	875
0	1	1	0	0	5	36	504	720	864	900
0	1	1	0	1	5	37	518	740	888	925
0	1	1	1	0	5	38	532	760	912	950
0	1	1	1	1	5	39	546	780	936	975
1	0	0	0	0	5	40	560	800	960	1000
1	0	0	0	1	5	41	564	820	984	NA
1	0	0	1	0	5	42	588	840	NA	NA
1	0	0	1	1	5	43	602	860	NA	NA
1	0	1	0	0	5	44	616	880	NA	NA
1	0	1	0	1	5	45	630	900	NA	NA
1	0	1	1	0	5	46	644	920	NA	NA
1	0	1	1	1	5	47	658	940	NA	NA
1	1	0	0	0	5	48	672	960	NA	NA
1	1	0	0	1	5	49	686	980	NA	NA
1	1	0	1	0	5	50	700	1000	NA	NA
1	1	0	1	1	5	51	714	NA	NA	NA
1	1	1	0	0	5	52	728	NA	NA	NA
1	1	1	0	1	5	53	742	NA	NA	NA
1	1	1	1	0	5	54	756	NA	NA	NA
1	1	1	1	1	5	55	770	NA	NA	NA

Pin Information (continued)

Table 3. Function Control

Control Pin	0	1		
REF_SEL	HSTL_CLK.	PECL_CLK.		
TESTM	M divider test mode enabled.	Reference fed to bypass MUX.		
PLLREF_EN	Disable the input to the PLL and reset the M divider.	Enable the input to the PLL.		
PLL_BYPASS	Outputs fed by input reference or M divider.	Outputs fed by VCO.		
EXTFB_EN	External feedback enabled.	Internal feedback enabled.		
PCLK0_EN	$PCLK0 = low, \overline{PCLK0} = high.$	$PCLK0 = high, \overline{PCLK0} = low.$		
PCLK1_EN	$PCLK1 = low, \overline{PCLK1} = high.$	$PCLK1 = high, \overline{PCLK1} = low.$		
RESET	Resets feedback N divider.	Feedback enabled.		
SEL[4:0]	See Table 2 on page 4.	See Table 2 on page 4.		

Absolute Maximum Characteristics

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Table 4. Absolute Maximum Ratings

Parameter	Symbol	Min	Typical	Max	Unit
Power Supply	VDDD/VDDA	-0.5	_	4.4	V
	VDDHSTL	-0.5	_	4.4	
Input Voltage	VIN	-0.5	_	VDDD + 0.3	V
Write Current	lin	– 1	_	1	mA
Storage Temperature	Ts	-50	_	150	°C

Electrical Characteristics

Table 5. dc Characteristics

 $VDDA = VDDD = 3.3 \text{ V} \pm 5\%$, VDDHSTL = 1.7 V - 2.1 V, $TA = 0 ^{\circ}\text{C} - 70 ^{\circ}\text{C}$.

Symbol	Description	Min	Тур	Max	Unit	Condition
VIH	Input High Voltage	2.0	_	VDDD	V	LVCMOS
VIL	Input Low Voltage	0.0	_	0.8	V	LVCMOS
VCMR	Input High Voltage ¹	1		VDDD - 0.3	V	LVPECL
VPP	Input Low Voltage ¹	0.5		1	V	LVPECL ²
VIN (dc)	dc Input Signal Voltage	-0.3		1.45	V	HSTL ³
VDIF (dc)	dc Differential Input Voltage	0.4	_	1.75	V	HSTL⁴
Vсм (dc)	dc Common Mode Input Voltage	0.4	_	1.0	V	HSTL⁵
Voн	Output High Voltage	Vx + 0.3	Vx + 0.5	1.4	V	HSTL ^{6,1}
Vol	Output Low Voltage	0	Vx - 0.5	Vx - 0.3	V	HSTL ⁶
Iddi	Core Supply Current	_		140	mA	_
IDDA	PLL Supply Current	_	15	20	mA	_
Iddo	Output Supply Current	_	150	_	mA	7
ThetaJA	Junction to Ambient Thermal Resistance	_	53	_	°C/W	8

^{1.} dc levels will vary 1:1 with VDDD.

^{2.} VPP characteristics required for ac specifications. Actual tolerance of VPP is 200 mV.

^{3.} VIN (dc) specifies maximum dc excursion of each differential input.

^{4.} The VDIF (dc) minimum is calculated by VOH – VOL, where VOH is the true input signal and VOL is the complementary input signal.

^{5.} Vcm specifies the maximum allowable voltage range of the input signal crosspoint.

^{6.} Vx is the differential output crosspoint voltage (see Table 6 on page 7).

^{7.} Two PCLK signals to 25 $\Omega,$ and one EXTFB signal through 50 $\Omega.$

^{8. 1.3} M/s (250 fpm) airflow.

Electrical Characteristics (continued)

Table 6. ac Characteristics

 $VDDA = VDDD = 3.3 \text{ V} \pm 5\%$, VDDHSTL = 1.7 V - 2.1 V, $TA = 0 ^{\circ}\text{C} - 70 ^{\circ}\text{C}$.

Symbol	Description	Min	Тур	Max	Unit	Condition
fref	Input Frequency	_	70—125	_	MHz	_
fMAX	Maximum Output Frequency	336	_	1000	MHZ	1
tsk (o)	Skew Error (PCLK)	_	_	35	ps	2
tjit (0)	Phase Jitter (I/O Jitter)	_	_	(output period)/2	_	2
tjit (cc)	Cycle-to-Cycle Jitter (Full Period)	_	_	5	%	2,3
tjit (1/2 period)	Cycle-to-Cycle Jitter (Half Period)	_	_	8	%	2,4
VDIFout	Differential Output Peak-to-Peak Swing	0.6	_	_	V	For all HSTL output pairs.
Vx	Differential Output Crosspoint Voltage	0.68	_	0.9	V	For all HSTL output pairs.
tlock	Maximum PLL Lock Time	_	_	10	ms	_

^{1.} When the phase-locked loop is active but in bypass mode, fref maximum is limited by input the buffer; optimum performance is obtained from PECL input.

- 2. At differential pair crossover.
- 3. Full PCLK period.
- 4. Half PCLK period.




Figure 3. HSTL Differential Input Levels

 $Z = 50 \Omega$ OUTPUT $R_T = 25 \Omega$ $V_{TT} = V_{SS} (GROUND)$

2277 (F)

2276 (F)

Figure 4. Output Termination and ac Test Reference

Applications

Power Supply Filtering


The LCK4801 is a mixed analog/digital product. Because of this, it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is susceptible to random noise, the worst case being when this noise is seen on the power supply pins. The LCK4801 provides separate power supplies for the output buffers (VDDHSTL) and the phase-locked loop (VDDA) of the device in order to isolate the high digital output switching noise from the internal analog PLL. In a controlled evaluation board environment, this level of isolation is adequate. However, in a digital system, a second level of isolation is suggested.

The easiest way to accomplish this is to add a power supply filter on the VDDA pin of the LCK4801. Figure 5 on page 9 shows the typical power supply scheme. The filter should be designed in the 10 kHz—1 MHz range, since this is the most likely frequency range to cause spectral content noise.

Note the dc voltage drop between VDDD and VDDA on the power supply filter. Very little dc voltage drop can be tolerated when a 3.3 V VDDD supply is used. The power supply filter in Figure 5 must be 5 Ω —10 Ω in order to meet the drop criteria. The RC filter in Figure 5 will provide a broadband filter with approximately 100:1 attenuation above 20 kHz.

The impedance of an individual capacitor begins to appear inductive and increases with frequency as the noise frequency crosses the series resonant point of the capacitor. The parallel capacitor combination ensures that for frequencies much greater than the bandwidth of the PLL there is always a low-impedance path.

Applications (continued)




2278 (F)

Figure 5. Power Supply Filter

Although the LCK4801 has an isolated power supply and grounds, as well as fully differential PLL, there still may be applications in which overall performance is being compromised due to system power supply noise. The power supply filter schemes discussed are adequate to eliminate power supply noise problems in most designs.

Outline Diagram

Dimensions are in millimeters.



12-3076(F)

Motorola is a registered trademark of Motorola, Inc.

For additional information, contact your Agere Systems Account Manager or the following:

INTERNET: http://www.agere.com

E-MAIL: docmaster@agere.com

N. AMERICA: Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286

1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)

ASIA: Agere Systems Hong Kong Ltd., Suites 3201 & 3210-12, 32/F, Tower 2, The Gateway, Harbour City, Kowloon Tel. (852) 3129-2000, FAX (852) 3129-2020

CHINA: (86) 21-5047-1212 (Shanghai), (86) 10-6522-5566 (Beijing), (86) 755-695-7224 (Shenzhen)

JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 778-8833, TAIWAN: (886) 2-2725-5858 (Taipei)

EUROPE: Tel. (44) 7000 624624, FAX (44) 1344 488 045

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application.

