


FEATURES

- **+27.5 dBm Typical Power at 18 GHz**
- **9.5 dB Typical Power Gain at 18 GHz**
- **Low Intermodulation Distortion**
- **55% Power-Added-Efficiency at 18 GHz**



DIE SIZE: 14.6 x 19.7 mils (370 x 500 μm)
DIE THICKNESS: 3.0 mils (75 μm typ.)
BONDING PADS: 1.9 x 2.4 mils (50 x 60 μm typ.)

DESCRIPTION AND APPLICATIONS

The LP6872 is an Aluminum Gallium Arsenide / Indium Gallium Arsenide (AlGaAs/InGaAs) Pseudomorphic High Electron Mobility Transistor (PHEMT), utilizing an Electron-Beam direct-write 0.25 μm by 720 μm Schottky barrier gate. The recessed "mushroom" gate structure minimizes parasitic gate-source and gate resistances. The epitaxial structure and processing have been optimized for reliable high-power applications. The LP6872 also features Si_3N_4 passivation and is available in P-100 flanged ceramic packages.

Typical applications include commercial and military high-performance power amplifiers, including SATCOM uplink transmitters, PCS/Cellular low-voltage high-efficiency output amplifiers, and medium-haul digital radio transmitters.

The LP6872 may be procured in a variety of grades, depending upon specific user requirements. Standard lot screening is patterned after MIL-STD-19500, JANC grade. Space-level screening to FSS JANS grade is also available.

PERFORMANCE SPECIFICATIONS ($T_A = 25^\circ\text{C}$)

| SYMBOLS | PARAMETERS | MIN | TYP | MAX | UNITS |
|--------------|--|-------|------|------|--------------------|
| I_{DSS} | Saturated Drain-Source Current $V_{DS} = 2V$ $V_{GS} = 0V$ | 180 | 245 | 260 | mA |
| P_{1dB} | Output Power at 1dB Gain Compression $V_{DS} = 8.0V$, $I_{DS} = 50\% I_{DSS}$ $f = 18 \text{ GHz}$ | 26.0 | 27.5 | | dBm |
| G_{1dB} | Power Gain at 1dB Gain Compression $V_{DS} = 8.0V$, $I_{DS} = 50\% I_{DSS}$ $f = 18 \text{ GHz}$ | 8.0 | 9.5 | | dB |
| η_{ADD} | Power-Added Efficiency | | 55 | | % |
| I_{MAX} | Maximum Drain-Source Current $V_{DS} = 2V$ $V_{GS} = +1V$ | | 385 | | mA |
| G_M | Transconductance $V_{DS} = 2V$ $V_{GS} = 0V$ | 175 | 220 | | mS |
| V_P | Pinch-Off Voltage $V_{DS} = 2V$ $I_{DS} = 4mA$ | -0.25 | -1.2 | -2.0 | V |
| I_{GSO} | Gate-Source Leakage Current $V_{GS} = -5V$ | | 5 | 40 | μA |
| BV_{GS} | Gate-Source Breakdown Voltage $I_{GS} = 4mA$ | -12 | -15 | | V |
| BV_{GD} | Gate-Drain Breakdown Voltage $I_{GD} = 4mA$ | -12 | -16 | | V |
| Θ_J | Thermal Resistivity | | 70 | | $^\circ\text{C/W}$ |

DSS-032 WF

| ABSOLUTE MAXIMUM RATINGS (25°C) | | |
|------------------------------------|----------------------|----------------------|
| SYMBOL | PARAMETER | RATING ¹ |
| V _{DS} | Drain-Source Voltage | 12V |
| V _{GS} | Gate-Source Voltage | -4V |
| I _{DS} | Drain-Source Current | 2 x I _{DSS} |
| I _G | Gate Current | 35 mA |
| P _{IN} | RF Input Power | 300 mW |
| T _{CH} | Channel Temperature | 175°C |
| T _{STG} | Storage Temperature | -65/175°C |
| P _T | Power Dissipation | 1.76W ^{3,4} |

| RECOMMENDED CONTINUOUS OPERATING LIMITS | | |
|--|----------------------|------------------------|
| SYMBOL | PARAMETER | RATING ² |
| V _{DS} | Drain-Source Voltage | 8V |
| V _{GS} | Gate-Source Voltage | -1V |
| I _{DS} | Drain-Source Current | 0.8 x I _{DSS} |
| I _G | Gate Current | 8 mA |
| P _{IN} | RF Input Power | 150 mW |
| T _{CH} | Channel Temperature | 150°C |
| T _{STG} | Storage Temperature | -20/50°C |
| P _T | Power Dissipation | 1.45 W ^{3,4} |
| G _{XdB} | Gain Compression | 8 dB |

NOTES:


1. Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device.
2. Recommended Continuous Operating Limits should be observed for reliable device operation.
3. Power Dissipation defined as: $P_T \equiv (P_{DC} + P_{IN}) - P_{OUT}$, where: P_{DC} = DC bias power, P_{OUT} = RF output power, and P_{IN} = RF input power.
4. Power Dissipation to be de-rated as follows:
5. Specifications subject to change without notice.

Example #1:

$V_{DS} = 8V$, $I_{DS} = 130 \text{ mA}$
 $P_{IN} = P_{OUT} = 0 \text{ dBm}$ (quiescent condition):
 $P_T = P_{DC} = 1.04W$
 Max. continuous $T_{HS} = 62^\circ\text{C}$

Example #2:

$V_{DS} = 8V$, $I_{DS} = 130 \text{ mA}$
 $P_{IN} = 19 \text{ dBm}$ $P_{OUT} = 27.5 \text{ dBm}$
 $P_T = (1.04 + 0.079) - 0.56 = W$
 Max. continuous $T_{HS} = 102^\circ\text{C}$


HANDLING PRECAUTIONS:

PHEMT chips should be stored in a dry nitrogen environment until assembly. Care should be exercised during handling to avoid damage to the devices. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 1A (0-500V), and further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263.

ASSEMBLY INSTRUCTIONS:

The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290°C; maximum time at temperature is 1 min. The recommended wire bond method is thermo-compression wedge bonding with 0.7 or 1.0 mil (0.018 or 0.025 mm) gold wire. Stage temperature should be 250-260°C.

APPLICATIONS NOTES AND DESIGN DATA:

Applications Notes are available from your local FSS Sales Representative, or directly from the factory. Complete design data, including S-parameters, Noise data, and Large-Signal models, is available on 3.5" diskette, or may be down-loaded from our Web Page.

DSS-032 WF