

PWRLITE LVTD103N

High Performance N-Ch Vertical Power JFET Transistor "No Diode"

Features

- ❖ Trench Power JFET with low threshold voltage Vth.
- ❖ Device fully "ON" with Vgs = 0.7V
- ❖ Optimum for "Low Side" Buck Converters
- Optimized for Secondary Rectification in isolated DC-DC Converters
- ❖ Low Rg and low Cds for high speed switching
- No "Body Diode"; extremely low Cds


Applications


- ❖ DC-DC Converters
- Synchronous Rectifiers
- PC Motherboard Converters
- Step-down power supplies
- Brick Modules
- VRM Modules

Description

The Power JFET transistor from Lovoltech is a device that presents a Low Rdson allowing for improved efficiencies in DC-DC switching applications. The device is designed with a low threshold such that drivers can operate at 5V, which reduces the driver power dissipation and increases the overall efficiency. Lower threshold produces faster turn-on/turn-off, which minimizes the required dead time. The transistor "No Body Diode" provides a very low associated parasitic capacitance Cds. Ringing is also reduced so that a lower voltage device may be a better solution.

DPAK Pin Assignments





N - Channel Power JFET

Pin Definitions

Pin Number	Pin Name	Pin Function Description		Product Summary		
1	Gate	Gate. Transistor Gate		$V_{DS}(V)$	Rdson (Ω)	$I_{D}(A)$
2	Drain	Drain. Transistor Drain		25V	0.005 @ Ig = 10mA	50
3	Source	Source. Transistor Source		25V	0.0045 @ Ig = 40 mA	50

Absolute Maximum Ratings

1100014te 1/14Aimam 14atings						
Parameter	Symbol	Ratings	Units			
Drain-Source Voltage	$ m V_{DS}$	25 (selection @ 30V)	V			
Gate-Source Voltage	V_{GS}	-10	V			
Gate-Drain Voltage	$V_{ m GD}$	-25(selection @ -30V)	V			
Continuous Drain Current	I_{D}	50	A			
Pulsed Drain Current	I_D		A			
Junction Temperature	T_{J}	-55 to 150°C	°C			
Storage Temperature	-65 to 150°C	-65 to 150°C	-65 to 150°C			
Lead Soldering Temperature, 10 seconds	300°C	300°C	300°C			
Power Dissipation (derated at 25°C)	P_{D}	80	W			

LVTD103N Product Specification

Thermal Resistance

Symbol	Parameter	DPAK	Units
		Ratings	
$R\Theta_{JA}$	Thermal Resistance Junction-to-Ambient	80	°C/W
$R\Theta_{JC}$	Thermal Resistance Junction-to-Case	1.6	°C/W

Electrical Specifications

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

The ϕ denotes specifications which apply over the full operating temperature range.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
	Static						
BV_{DSX}	Breakdown Voltage	See Figure 3	φ		25		V
	Drain to Source						
$\mathrm{BV}_{\mathrm{GDO}}$	Breakdown Voltage	$I_G = -50\mu A$	φ		-25		V
	Gate to Drain						
$\mathrm{BV}_{\mathrm{GSO}}$	Breakdown Voltage	$I_G = -1 \text{ mA}$	φ		-11	-10	V
	Gate to Source						
$R_{DS(ON})$	Static Drain to Source On	$I_G = 40 \text{ mA}, I_D = 10 \text{ A}$			4.5	5.5	m Ω
	Resistance (Current flows	$I_G = 10 \text{ mA}, I_D = 10 \text{ A}$			5.0	6	${ m m}\Omega$
	drain-to-source) See Fig. 1						$m\Omega$
$V_{GS(TH)}$	Gate Threshold Voltage	V_{DS} =0.1 V, I_{D} =250 μ A	φ	-0.4	-0.3	-0.2	V
	Dynamic						
Q _G	Total Gate Charge	ΔV_{Drive} =5V, I_D =15A, V_{DS} =16V			20		nC
Q_{GD}	Gate to Drain Charge				12		nC
Q_{GS}	Gate to Source Charge				1.5		nC
Q_{SW}	Switching Charge				13.5		nC
R_G	Gate Resistance				0.3		Ω
T _{D(ON})	Turn-on Delay Time		φ		5		
T_{R}	Rise Time	$V_{DD}=16V, I_{D}=15A$	φ		12		ns
$T_{D(OFF)}$	Turn-off Delay	$V_{\text{Drive}} = 5 \text{ V}$			2		
$T_{\rm F}$	Fall Time	Clamped Inductive Load			10		
C _{ISS}	Input Capacitance				3000		
Coss	Output Capacitance				760		
C_{GS}	Gate-Source Capacitance	$V_{DS}=10V, V_{GS}=-5 V, 1MHz.$			2250		pF
C_{GD}	Gate-Drain Capacitance				750		
C_{DS}	Drain-Source Capacitance	<u> </u>			10		
•				•			


Notes:

^{1.} Pulse width $\leq 500\mu s$, duty cycle $\leq 2\%$

LVTD103N Product Specification

Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



Gate Curve. Ig vs Vgs, Drain Open. LVTS103 Device 0.9 0.8 0.7 0.6 g(A) 0.5 0.3 0.2 0.0 0.2 0.4 0.6 0.0 8.0 1.0 Vgs(V)

Figure 1 – R_{DSON} vs Gate Current at I_D – 10A









Figure 3 – Breakdown Voltage Vds

Figure 4 – Capacitance vs Drain Voltage Vds






Figure 5 – Normalized On-Resistance vs. Temperature

Figure 6 – Typical Gate Charge vs. Gate-to-Source Voltage


LVTD103N Product Specification

Ordering Information

Product Number	PN Marking	Package		
LD103Nx	LD103Nx	TO252 (DPAK)		
x=0, 2, 5, 6	x = Lot Source			

Package and Marking Information

ckage and Marking Information						
	DPAK DIMENSIONS					
DIM.		mm.			inch	
DIM.	TYP.	MIN.	MAX.	TYP.	MIN.	MAX.
A		2.20	2.40		0.086	0.094
A 1		0.90	1.10		0.035	0.043
A2		0.03	0.23		0.001	0.009
В		0.64	0.90		0.025	0.035
B2		5.20	5.40		0.204	0.212
C		0.45	0.60		0.017	0.023
C2		0.48	0.60		0.019	0.023
D		6.00	6.20		0.236	0.244
D1	5.10			0.201		
E		6.40	6.60		0.252	0.260
E1	4.70			0.185		
e	2.28			0.090		
G		4.40	4.60		0.173	0.181
Н		9.35	10.10		0.368	0.397
L2	0.80			0.031		
L4		0.60	1.00		0.023	0.039
R	0.20			0.008		
V2		0°	8°		0°	8°



Life Support Policy

LOVOLTECH'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF LOVOLTECH, Inc. As used herein:

- 1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	In definition or in	This datasheet contains the design specifications for product development.
	Design	Specifications may change without notice.
Preliminary	Initial Production	This datasheet contains preliminary data; additional and application data will be
		published at a later date. Lovoltech, Inc. reserves the right to make changes at any
		time without notice in order to improve design.
No Identification Needed	In Production	This datasheet contains final specifications. Lovoltech reserves the right to make
		changes at any time without notice in order to improve the design.