



Comparator (CP-OpAmp)

Features

- Current programmable hysteresis (10 mV to 1 V)
- 6 mA current drive
- Less than 1 V head/floor room
- 150 V/ μ s slew rate
- 1.7 M Ω input impedance
- Low power (2.1 mA supply current)

Introduction

The primary advantage of comparators is their ability to switch states with small differences in input voltages. This is achieved by using high-gain, not necessarily stable, amplifiers with hysteresis, and output voltage clamping.

The primary disadvantage of the comparator is its size. Simple comparators can be made using basic op amps with positive feedback, but they do not have output voltage clamping or programmable hysteresis.

For applications that require flexibility, the comparator provides a basic topology for achieving this requirement.

Very often, the most cost-effective designs employ the simplest circuits (fewest devices) that meet the design specifications. The comparator has been chosen because of its simplicity. If its performance is satisfactory for a given application, it can be used as presented; if not, numerous suggestions have been included for improving the performance. These suggestions can be used as needed, albeit at a cost of requiring additional devices.

A comparator circuit, composed of an input stage, a feedback stage, an intermediate stage, an output stage, and output voltage clamps, is illustrated in Figure 1. The circuit takes advantage of the complementary nature of the CBIC process to achieve controlled and symmetrical behavior.

The comparator is intended to be biased with the voltage and current reference (VCR) circuit macrocell. If the resistors in the comparator are selected to be of the same type as those of the VCR, the voltages across the resistors* will be proportional to the bandgap voltage (VBG). The comparator may also be biased with an external current source.

Since transistors typically have higher gains at elevated temperatures, uniform performance over temperature is best achieved by biasing the transistors with negative temperature coefficient current sources. Using negative temperature coefficient current sources for biasing also helps ensure thermal stability[†] by lowering the dissipated power on the IC as the temperature increases.

In the following Description section, the dc, ac, and transient capabilities for the comparator are presented. The Performance Improvements section provides numerous ways to modify the comparator circuit to achieve improved performance. Further, this macrocell is fabricated using the Lucent Technologies Microelectronics Group ALA110 CBIC-V2 linear array for evaluation.

* Since devices of the same type usually match each other within 1%, while absolute values vary by more than 20% in most integrated-circuit fabrication processes, it is most often advantageous to utilize circuits where accuracy is controlled by device matching rather than by the absolute value of the devices.

[†] This is especially important since most SPICE class circuit simulators cannot simulate thermal stability.

Description

An elementary comparator circuit is illustrated in Figure 1. The circuit is composed of five parts: a differential input stage, a positive feedback stage that generates the hysteresis, an intermediate differential stage, a low output impedance unity gain driving buffer stage, and output high- and low-voltage clamps.





Figure 1. Comparator (CP-OpAmp) Schematic

Description (continued)

Differential Input Stage

The differential input stage is composed of transistors Q4 and Q5, which are biased by the current (I_8) of transistor Q8. Assuming $V_{BE6} = V_{BE7}$, the difference current $I_4 - I_5$ is:

$$I_4 - I_5 = I_8 \times \tanh \frac{V_{IP} + V_{R6} - (V_{IN} - V_{R7})}{2 \times V_T + R \times I_8}$$

where $V_{R6} = R_6 (I_9 + I_2)$ and $V_{R7} = R_7 (I_{10} + I_3)$.

Due to the nature of the positive feedback in the comparator circuit, the currents I_2 and I_3 are:

$$(I_2, I_3) = (0, I_1) \text{ or } (I_2, I_3) = (I_1, 0)$$

resulting in hysteresis of $2 \times I_1 \times R_6$ for $R_6 = R_7$.

The output of the input stage is V_{OP} and V_{ON} . These voltages drive the feedback input stage Q2 and Q3, and the intermediate stage Q18 and Q19.

Intermediate Current Difference and Output Voltage Clamps Stage

The second stage is composed of the emitters of Q18 and Q19 as inputs, Q20 and Q21 form a current mirror for the positive current, and the collector currents of Q17 bias the stage. The current at the VSUM node is either I_{17} or $-I_{17}$, depending on the state of the comparator. If the VSUM current is $+I_{17}$, then the VSUM voltage clamps at V_{CH} with I_{17} flowing into the emitter of Q32. If the VSUM current is $-I_{17}$, then the VSUM voltage clamps at the V_{CL} with $-I_{17}$ flowing into the emitter of Q30.

Simulated Performance

dc Transfer Characteristics

Figure 2 illustrates the dc characteristics of the comparator where $\Delta V_{IN} = V_{IP} - V_{IN}$. The hysteresis is illustrated for two settings, 200 μA and 400 μA . For the 400 μA setting, the output voltage is clamped at $\pm 0.5 V$. For the 200 μA setting, the output voltage is clamped at $\pm 1 V$.

For an ideal comparator, VSUM would be at 0 V if $V_{IP} - V_{IN} = 0$. Because of the impedance, nonideal devices, and device mismatch, $V_{IP} - V_{IN}$ usually requires to be offset for VSUM to equal 0 (i.e., offset voltage).

The rate at which VSUM varies during operation depends on the size of the differential current applied to the VSUM node. The maximum rate at which VSUM can vary (slew rate) is limited by the collector current of Q17 and the parasitic capacitance associated with the VSUM node.

A Low Output Impedance Unity Gain Driving Stage

The function of the comparator (i.e., differential input voltage to clamp output voltage) is essentially complete at the VSUM node. Since, in most applications, it is necessary to drive small impedances, a low output impedance driver output buffer is usually required.

The driver/output buffer stage presented in Figure 1 has a wide bandwidth (approximately the unity gain, f_t , of the transistors), an output-to-input impedance reduction of $\beta_{npn} \times \beta_{pnp}$, an output voltage swing to within 1 V of both voltage supply rails, and a current-drive capability of $I_{22} \times \beta_{npn}$ or $I_{25} \times \beta_{pnp}$.




Figure 2. Simulated dc Transfer Characteristic for the CP-OpAmp

Simulated Performance (continued)

Slew Rate Limit

The slew rate limit is illustrated in Figure 3. A $\pm 3\text{ V}$ 100 kHz input waveform is applied to the comparator for hysteresis settings of $200\text{ }\mu\text{A}$ and $400\text{ }\mu\text{A}$. The output voltage is clamped at $\pm 1\text{ V}$ and at $\pm 0.5\text{ V}$, respectively. The hysteresis can be seen as a delay after the zero crossing. The $400\text{ }\mu\text{A}$ hysteresis is approximately twice as long as the $200\text{ }\mu\text{A}$ hysteresis.




Figure 3. Simulated Transient Response of the CP-OpAmp Illustrating the Slew Rate Limit

Simulated Performance (continued)

Input Impedance

The input impedance as a function of frequency of the comparator is illustrated in Figure 4. The input impedance is over 1 M Ω to 1 MHz, and then drops off at 20 dB per decade, reaching 1 k Ω at 1 GHz.




Figure 4. Simulated Input Impedance for the CP-OpAmp

Performance Improvements

Power

The dc power dissipation is related to the dc bias current plus the drive current, times the voltage drop across the IC. The ac power consumption is the power consumption plus the RMS power on the IC. The biasing current is set by the biasing circuits in the VCR macrocell. The VCR cell has been designed to compensate for process and temperature variations. The temperature variation is minimized by the use of a bandgap reference circuit, and the process variation is minimized by avoiding tolerances that depend on absolute device values.

Varying the value of the biasing current in the comparator changes the dc power proportionally. Changing the biasing current affects the slew rate and the current-drive capability.

dc Gain

The dc gain is controlled by I8, R4 and R5, and I17R and the impedance at the VSUM node. Hence, increasing I8 and/or I17, and/or R4 & R5, and/or increasing the impedance at the VSUM node will increase the dc gain.

Slew Rate

The slew rate is controlled by the difference current and the parasitic capacitance at the VSUM node. Increasing the current of I17 increases the slew rate. If the output voltage does not keep up with VSUM, then the slew rate is limited by I22 and/or I25.

Input Impedance

The input impedance can be increased by lowering the biasing current. An alternative to increasing the input impedance is to use an input-biasing current-cancellation circuit.

Current Drive

The output current drive can be increased by increasing the biasing current. This will also increase the dissipated power. An alternative is to use Darlington's in the output stage. This will provide an extra stage of current gain, but will reduce the head room by one VBE.

Electrical Characteristics

Conditions: $T_J = 25^\circ\text{C}$, $R_L = 2\text{ k}\Omega$, $V_{SP} = +5\text{ V}$, $V_{SN} = -5\text{ V}$.

Table 1. dc Characteristics

Name	Conditions	Typical Value	Unit
Voltage Supply Range	—	± 1 to ± 5	V
Supply Current Draw	$V_{IN} = 1.24\text{ mV}$	2.1	mA

Table 2. dc Performance

Name	Conditions	Typical Value	Unit
Input Bias Current	$V_{IN} = 1.24\text{ mV}$	1.7	μA
Input Impedance	$V_{IN} = 1.24\text{ mV}$	2	$\text{M}\Omega$
Input Offset Voltage	—	1.24	mV
Output Voltage Swing (head/floor room)	$V_{SP} - V_{OUT}$, $V_{OUT} - V_{SN}$	1, 1	mV
Common-mode Range (head/floor room)	$V_{SP} - V_{IN}$, $V_{IN} - V_{SN}$	1, 1	mV
Hysteresis Range	$I_{HYS} = 0\text{ }\mu\text{A}$ to $400\text{ }\mu\text{A}$	1 to 400	$\pm\text{mV}$
Clamp Range with Respect to Supplies	$V_{SP} - V_{CH}$, $V_{CL} - V_{SN}$	1, 1	V
Output Current Drive	—	6	mA

Table 3. Dynamic Performance

Name	Conditions	Typical Value	Unit
Slew Rate	Unity Gain	150	V/ μ s

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: <http://www.lucent.com/micro>

U.S.A.: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103

1-800-372-2447, FAX 610-712-4106 (In CANADA: **1-800-553-2448**, FAX 610-712-4106), e-mail docmaster@micro.lucent.com

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256

Tel. (65) 778 8833, FAX (65) 777 7495

JAPAN: Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan

Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700

For data requests in Europe:

MICROELECTRONICS GROUP DATALINE: **Tel. (44) 1734 324 299**, FAX (44) 1734 328 148

For technical inquiries in Europe:

CENTRAL EUROPE: **(49) 89 95086 0** (Munich), NORTHERN EUROPE: **(44) 1344 865 900** (Bracknell UK),

FRANCE: **(33) 1 41 45 77 00** (Paris), SOUTHERN EUROPE: **(39) 2 6601 1800** (Milan) or **(34) 1 807 1700** (Madrid)

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

