

# LPC61W492 ADVANCE INFORMATION

# Integrated Super I/O Controller for LPC Bus with Game and MIDI Ports/Plus Hardware Monitoring Functions

#### **FEATURES**

- 5 Volt Operation
- LPC Bus Interface
- Supports nLDRQ (LPC DMA), SERIRQ (Serial IRQ)
- PC 98/99 and ACPI 1.0 Compliant
- Supports DPM (Device Power Management), ACPI
- Programmable Configuration Settings
- Single 24 or 48 MHz Clock Input
- Floppy Disk Controller (FDC)
  - Compatible with IBM PC/AT Disk Drive Systems
  - Variable Write Pre-Compensation with Track Selectable Capability
  - Supports Vertical Recording Format
  - DMA Enable Logic
  - 16-Byte Data FIFOs
  - Supports Floppy Disk Drives and Tape Drives
  - Detects all Overrun and Underrun Conditions
  - Built-in Address Mark Detection Circuit to Simplify the Read Electronics
  - FDD Anti-Virus Functions with Software Write Protect and FDD Write Enable Signal (Write Data Signal was Forced to be Inactive)
  - Supports up to Four 3.5-inch or 5.25-Inch Floppy Disk Drives

- Completely Compatible with Industry Standard 82077
- 360K/720K/1.2M/1.44M/2.88M format;
   250K, 300K, 500K, 1M, 2Mbps Data
   Transfer Rate
- Supports 3-mode FDD, and its Win95/98 Driver

#### UART

- Two High-Speed 16550 Compatible UARTs with 16-byte Send/Receive FIFOs
- MIDI Compatible
- Fully Programmable Serial-Interface Characteristics:
  - 5, 6, 7 or 8-bit Characters
  - Even, Odd or No Parity Bit Generation/Detection
  - 1, 1.5 or 2 Stop Bits Generation
- Internal Diagnostic Capabilities:
  - Loop-back Controls for Communications Link Fault Isolation
  - Break, Parity, Overrun, Framing Error Simulation
- Programmable Baud Generator Allows Division of 1.8461 MHz and 24 MHz by 1 to (216-1)
- Maximum Baud Rate up to 921 Kbps for 14.769 MHz and 1.5 Mbps for 24 MHz

#### ORDERING INFORMATION

Order Number: LPC61W492QFP 128 Pin QFP Package

#### Infrared

- Supports IrDA Version 1.0 SIR Protocol with Maximum Baud Rate up to 115.2 Kbps
- Supports SHARP ASK IR Protocol with Maximum Baud Rate up to 57,600 bps
- Supports Consumer IR

#### Parallel Port

- Compatible with IBM Parallel Port
- Supports PS/2 Compatible Bidirectional Parallel Port
- Supports Enhanced Parallel Port (EPP)
  - Compatible with IEEE 1284
     Specification
- Supports Extended Capabilities Port (ECP) – Compatible with IEEE 1284 Specification
- Extension FDD Mode Supports Disk Drive B; and Extension 2FDD Mode Supports Disk Drives A and B Through Parallel Port
- Enhanced Printer Port Back-Drive Current Protection

#### Keyboard Controller

- 8042 Based with Optional F/W from AMIKKEYTM-2
- Asynchronous Access to Two Data Registers and One Status Register
- Software Compatibility with the 8042
- Supports PS/2 Mouse
- Supports Port 92
- Supports Both Interrupt and Polling Modes
- Fast Gate A20 and Hardware Keyboard Reset
- 8 Bit Timer/Counter
- Supports Binary and BCD Arithmetic
- 6 MHz, 8 MHz, 12 MHz, or 16 MHz Operating Frequency

#### Game Port

- Supports Two Separate Joysticks
- Supports Every Joystick Two Axis (X,Y) and Two Button (A,B) Controllers

#### MIDI Port

- Baud Rate is 31.25 Kbaud

- 16-Byte Input FIFO
- 16-Byte Output FIFO

#### General Purpose I/O Ports

- 22 Programmable General Purpose I/O Ports
- General Purpose I/O Ports Can Serve as Simple I/O Ports, Interrupt Steering Inputs, Watch Dog Timer Output, Power LED Output, Infrared I/O Pins, KBC Control I/O Pins, Suspend LED Output, nRSMRST Signal, PWROK Signal, Beep Output
- Functional in Power Down Mode (GP1 only)

#### OnNow Functions

- Keyboard Wake-Up by Programmable Keys
- Mouse Wake-Up by Programmable Buttons
- CIR Wake-Up by Programmable Keys
- On Now Wake-Up from all of the ACPI Sleeping States (S1-S5)

#### Hardware Monitor Functions

- Five VID Input Pins for CPU Vcore Identification
- Three Thermal Inputs From Optionally Remote Thermistors or 2N3904 Transistors or Pentium<sup>®</sup> II Thermal Diode Output
- Seven Positive Voltage Inputs (Typical for +12V, -12V, +5V, -5V, +3.3V, VcoreA, VcoreB)
- Two Intrinsic Voltage Monitoring (Typical for Vbat, +5VSB)
- Three Fan Speed Monitoring Inputs
- Two Fan Speed Controls
- Built in Case Open Detection Circuit
- WATCHDOG Comparison of all Monitored Values
- Programmable Hysteresis and Setting Points for All Monitored Items
- Over Temperature Indicate Output
- Automatic Power On Voltage Detection Beep

#### **GENERAL DESCRIPTION**

The LPC61W492 is an evolving product from SMSC's most popular I/O family. It features a whole new interface, namely LPC (Low Pin Count) interface, which will be supported in the next generation Intel chip-set. This interface as its name suggests is to provide an economical implementation of I/O's interface with lower pin count and still maintains equivalent performance as its ISA interface counterpart. Approximately 40 pin counts are saved in LPC I/O comparing to ISA implementation. With this additional freedom, we can implement more devices on a single chip as demonstrated in LPC61W492's integration of Game Port and MIDI Port. It is fully transparent in terms of software which means no BIOS or device driver update is needed except chip-specific configuration.

The disk drive adapter functions of LPC61W492 include a floppy disk drive controller compatible with the industry standard 82077/765, data separator, write pre-compensation circuit, decode logic, data rate selection, clock generator, drive interface control logic, and interrupt and DMA logic. The wide range of functions integrated onto the LPC61W492 greatly reduces the number of components required for interfacing with floppy disk drives. The LPC61W492 supports four 360K, 720K, 1.2M, 1.44M, or 2.88M disk drives and data transfer rates of 250 Kb/s, 300 Kb/s, 500 Kb/s, 1 Mb/s, and 2 Mb/s.

The LPC61W492 provides two high-speed serial communication ports (UARTs), one of which supports serial Infrared communication. Each UART includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem control capability, and a processor interrupt system. Both UARTs provide legacy

speed with baud rate up to 115.2k bps and also advanced speed with baud rates of 230k, 460k, or 921kbps which support higher speed modems. In addition, the LPC61W492 provides IR functions: IrDA 1.0 (SIR for 1.152K bps) and TV remote IR (Consumer IR, supporting NEC, RC-5, extended RC-5, and RECS-80 protocols).

The LPC61W492 supports one PC-compatible printer port (SPP), Bi-directional Printer port (BPP) and also Enhanced Parallel Port (EPP) and Extended Capabilities Port (ECP). Through the printer port interface pins, also available are: Extension FDD Mode and Extension 2FDD Mode allowing one or two external floppy disk drives to be connected.

The configuration registers support mode selection, function enable/disable, and power down function selection. Furthermore, the configurable PnP features are compatible with the plug-and-play feature demand of Windows 95/98<sup>TM</sup>, which makes system resource allocation more efficient than ever.

The LPC61W492 provides functions that complies with **ACPI** (*Advanced Configuration and Power Interface*), which includes support of legacy and ACPI power management through **nPME** or **nPSOUT** function pins. For OnNow keyboard Wake-Up, OnNow mouse Wake-Up, and OnNow CIR Wake-Up. The LPC61W492 also has auto power management to reduce the power consumption.

The keyboard controller is based on 8042 compatible instruction set with a 2K Byte programmable ROM and a 256-Byte RAM bank. Keyboard BIOS firmware are available with

optional AMIKEY -2, Phoenix MultiKey/42, or customer code.

The LPC61W492 provides a set of flexible I/O control functions to the system designer through a set of General Purpose I/O ports. These GPIO ports may serve as simple I/O or may be individually configured to provide a predefined alternate function. General Purpose Port 1 is designed to be functional even in power down mode (VCC is off). The LPC61W492 is made to fully comply with Microsoft PC98 and PC99 Hardware Design Guide. Moreover LPC61W492 is made to meet the specification of PC98/PC99's requirement in the power

management: **ACPI** and **DPM** (Device Power Management).

The LPC61W492 contains a game port and a MIDI port. The game port is designed to support 2 joysticks and can be applied to all standard PC game control devices, They are very important for an entertainment or consumer computer.

Only the LPC61W492 supports hardware status monitoring for personal computers. It can be used to monitor several critical hardware parameters of the system, including power supply voltages, fan speeds, and temperatures, which are very important for a high-end computer system to work stably and properly.


# **TABLE OF CONTENTS**

FEATURES	1
GENERAL DESCRIPTION	3
LPC61W492 PIN CONFIGURATION	8
PIN DESCRIPTION	9
LPC INTERFACE	9
FDC Interface	
MULTI-MODE PARALLEL PORTSERIAL PORT INTERFACE	
KBC Interface	
ACPI INTERFACE	
HARDWARE MONITOR INTERFACE	
GAME PORT & MIDI PORT	
GENERAL PURPOSE I/O PORTPOWER PINS	
LPC (LOW PIN COUNT) INTERFACE	21
FDC FUNCTIONAL DESCRIPTION	22
LPC61W492 FDC	22
REGISTER DESCRIPTIONS	34
UART PORT	45
UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART A, UART B)	45
REGISTER ADDRESS	45
CIR RECEIVER PORT	53
CIR REGISTERS	53
PARALLEL PORT	60
PRINTER INTERFACE LOGIC	60
ENHANCED PARALLEL PORT (EPP)	
EXTENDED CAPABILITIES PARALLEL (ECP) PORT	
EXTENSION FDD MODE (EXTFDD)	
EXTENSION 2FDD MODE (EXT2FDD)	
KEYBOARD CONTROLLER	75
OUTDUT BUSSED	76

STATUS REGISTER COMMANDS HARDWARE GATEA20/KEYBOARD RESET CONTROL LOGIC  GENERAL PURPOSE I/O	77 79 <b>80</b>
HARDWARE GATEA20/KEYBOARD RESET CONTROL LOGIC	79 <b>80</b>
	80
GENERAL PURPOSE I/O	
	82
PLUG AND PLAY CONFIGURATION	
COMPATIBLE PNP	82
CONFIGURATION SEQUENCE	
ACPI REGISTERS FEATURES	85
HARDWARE MONITOR	86
GENERAL DESCRIPTION	86
ACCESS INTERFACE	
ANALOG INPUTS	
FAN SPEED COUNT AND FAN SPEED CONTROL	
NSMI INTERRUPT MODE	
NOVT INTERRUPT MODE	
REGISTERS AND RAM	
SERIAL IRQ	. 134
START FRAME	
IRQ/Data Frame	
STOP FRAME	135
CONFIGURATION REGISTER	. 136
CHIP (GLOBAL) CONTROL REGISTER	136
LOGICAL DEVICE 0 (FDC)	
LOGICAL DEVICE 1 (PARALLEL PORT)	
LOGICAL DEVICE 2 (UART A)¢)	
LOGICAL DEVICE 3 (UART B)	
LOGICAL DEVICE 6 (CIR)	
LOGICAL DEVICE 7 (GAME PORT AND MIDI PORT AND GPIO PORT 1)	
LOGICAL DEVICE 8 (GPIO PORT 2)	
LOGICAL DEVICE 9 (GPIO PORT 3 THIS POWER OF THE PORT IS STANDBY SOURCE (VSB) )	
LOGICAL DEVICE A (ACPI)	
LOGICAL DEVICE B (HARDWARE MONITOR)	153
SPECIFICATIONS	. 154
ABSOLUTE MAXIMUM RATINGS	154

154
157
157
158
158
159

#### LPC61W492 PIN CONFIGURATION



#### PIN DESCRIPTION

Note: Please refer to Section 13.2 DC CHARACTERISTICS for details.

I/O8tTTL level bi-directional pin with 8 mA source-sink capabilityI/O12tTTL level bi-directional pin with 12 mA source-sink capabilityI/O12tp33.3V TTL level bi-directional pin with 12 mA source-sink capabilityI/OD12tTTL level bi-directional pin open drain output with 12 mA sink capability

I/O<sub>24t</sub> TTL level bi-directional pin with 24 mA source-sink capability
OUT<sub>12t</sub> TTL level output pin with 12 mA source-sink capability
OUT<sub>12tp3</sub> 3.3V TTL level output pin with 12 mA source-sink capability

OD<sub>12</sub> Open-drain output pin with 12 mA sink capability
OD<sub>24</sub> Open-drain output pin with 24 mA sink capability

IN<sub>CS</sub> CMOS level Schmitt-trigger input pin

INt TTL level input pin

INtd TTL level input pin with internal pull down resistor

INts TTL level Schmitt-trigger input pin INtsp3 3.3V TTL level Schmitt-trigger input pin

#### **LPC** Interface

SYMBOL	PIN	I/O	FUNCTION
CLKIN	18	INt	System clock input. According to the input frequency 24MHz or 48MHz, it is selectable through register. Default
			is 24MHz input.
nPME	19	OD <sub>12</sub>	Generated PME event.
PCICLK	21	IN <sub>tp3</sub>	PCI clock input.
nLDRQ	22	O <sub>12tp3</sub>	Encoded DMA Request signal.
SERIRQ	23	I/OD <sub>2tp3</sub>	Serial IRQ Input/Output.
LAD[3:0]	24-27	I/O <sub>12tp3</sub>	These signal lines communicate address, control, and data information over the LPC bus between a host and a peripheral.
nLFRAME	29	IN <sub>tsp3</sub>	Indicates start of a new cycle or termination of a broken cycle.
nLRESET	30	IN <sub>tsp3</sub>	Reset signal. It can be connected to nPCIRST signal on the host.
SUSCLKIN	75	INts	32kHz clock input, for CIR only.

#### **FDC Interface**

SYMBOL	PIN	I/O	FUNCTION
DRVDEN0	1	OD <sub>24</sub>	Drive Density Select bit 0.
DRVDEN1	2	OD <sub>12</sub>	Drive Density Select bit 1.
IRQIN1		IN	Alternate Function Input: Interrupt channel input.
GP27		I/OD <sub>12</sub>	General purpose I/O port 3 bit 6.
nINDEX	3	IN <sub>cs</sub>	This Schmitt-triggered input from the disk drive is active low
			when the head is positioned over the beginning of a track
			marked by an index hole. This input pin is pulled up
			internally by a 1 $K\Omega$ resistor. The resistor can be disabled
			by bit 7 of L0-CRF0 (FIPURDWN).
nMOA	4	OD <sub>24</sub>	Motor A On. When set to 0, this pin enables disk drive 0.
			This is an open drain output.
nDSB	5	OD <sub>24</sub>	Drive Select B. When set to 0, this pin enables disk drive B.
			This is an open drain output.
nDSA	6	OD <sub>24</sub>	Drive Select A. When set to 0, this pin enables disk drive A.
			This is an open drain output.
nMOB	7	OD <sub>24</sub>	Motor B On. When set to 0, this pin enables disk drive 1.
			This is an open drain output.
nDIR	8	OD <sub>24</sub>	Direction of the head step motor. An open drain output.
			Logic 1 = outward motion
			Logic 0 = inward motion
nSTEP	9	OD <sub>24</sub>	Step output pulses. This active low open drain output
			produces a pulse to move the head to another track.
nWD	10	OD <sub>24</sub>	Write data. This logic low open drain writes pre-
			compensation serial data to the selected FDD. An open
			drain output.
nWE	11	OD <sub>24</sub>	Write enable. An open drain output.
nTRAK0	13	IN <sub>cs</sub>	Track 0. This Schmitt-triggered input from the disk drive is
			active low when the head is positioned over the outermost
			track. This input pin is pulled up internally by a 1 $K\Omega$
			resistor. The resistor can be disabled by bit 7 of L0-CRF0
			(FIPURDWN).
nWP	14	IN <sub>cs</sub>	Write protected. This active low Schmitt input from the disk
			drive indicates that the diskette is write-protected. This
			input pin is pulled up internally by a 1 K $\Omega$ resistor. The
	1-		resistor can be disabled by bit 7 of L0-CRF0 (FIPURDWN).
nRDATA	15	IN <sub>cs</sub>	The read data input signal from the FDD. This input pin is
			pulled up internally by a 1 K $\Omega$ resistor. The resistor can be
			disabled by bit 7 of L0-CRF0 (FIPURDWN).

# **FDC Interface, continued**

SYMBOL	PIN	I/O	FUNCTION
nHEAD	16	OD <sub>24</sub>	Head select. This open drain output determines which disk drive head is active.  Logic 1 = side 0  Logic 0 = side 1
nDSKCHG	17	IN <sub>CS</sub>	Diskette change. This signal is active low at power on and whenever the diskette is removed. This input pin is pulled up internally by a 1 K $\Omega$ resistor. The resistor can be disabled by bit 7 of L0-CRF0 (FIPURDWN).

# **Multi-Mode Parallel Port**

The following pins have alternate functions, which are controlled by CR28 and L3-CRF0.			
PIN	I/O	FUNCTION	
31	INt	PRINTER MODE:	
	-	An active high input on this pin indicates that the printer is	
		selected. This pin is pulled high internally. Refer to the	
		description of the parallel port for definition of this pin in	
		ECP and EPP mode.	
	OD <sub>12</sub>	EXTENSION FDD MODE: nWE2	
		This pin is for Extension FDD B; its function is the same as	
		the nWE pin of FDC.	
	OD <sub>12</sub>	EXTENSION 2FDD MODE: nWE2	
		This pin is for Extension FDD A and B; its function is the	
		same as the nWE pin of FDC.	
32	INt	PRINTER MODE:	
		An active high input on this pin indicates that the printer	
		has detected the end of the paper. This pin is pulled high	
		internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.	
	ODio	EXTENSION FDD MODE: nWD2	
	0012	This pin is for Extension FDD B; its function is the same as	
		the nWD pin of FDC.	
	OD12	EXTENSION 2FDD MODE: nWD2	
	0512	This pin is for Extension FDD A and B; its function is the	
		same as the nWD pin of FDC.	
	PIN	PIN I/O 31 INt OD12 OD12	

SYMBOL	PIN	I/O	FUNCTION
BUSY	33	INt	PRINTER MODE:
		•	An active high input indicates that the printer is not ready
			to receive data. This pin is pulled high internally. Refer to
			the description of the parallel port for definition of this pin
			in ECP and EPP mode.
		OD <sub>12</sub>	EXTENSION FDD MODE: nMOB2
			This pin is for Extension FDD B; its function is the same as
			the nMOB pin of FDC.
		OD <sub>12</sub>	EXTENSION 2FDD MODE: nMOB2
			This pin is for Extension FDD A and B; its function is the
			same as the nMOB pin of FDC.
nACK	34	IN <sub>t</sub>	PRINTER MODE: nACK
			An active low input on this pin indicates that the printer has
			received data and is ready to accept more data. This pin
			is pulled high internally. Refer to the description of the
		0.0	parallel port for the definition of this pin in ECP and EPP
		OD <sub>12</sub>	mode.
			EXTENSION FDD MODE: nDSB2 This pin is for the Extension FDD B; its functions is the
		OD <sub>12</sub>	same as the nDSB pin of FDC.
		0012	EXTENSION 2FDD MODE: nDSB2
			This pin is for Extension FDD A and B; its function is the
			same as the nDSB pin of FDC.
nERR	45	INt	PRINTER MODE: nERR
			An active low input on this pin indicates that the printer has
			encountered an error condition. This pin is pulled high
			internally. Refer to the description of the parallel port for
			the definition of this pin in ECP and EPP mode.
		OD <sub>12</sub>	EXTENSION FDD MODE: nHEAD2
			This pin is for Extension FDD B; its function is the same as
		OD <sub>12</sub>	the nHEADpin of FDC.
			EXTENSION 2FDD MODE: nHEAD2
			This pin is for Extension FDD A and B; its function is the
			same as the nHEAD pin of FDC.

SYMBOL	PIN	I/O	FUNCTION
nSLIN	43	OD <sub>12</sub>	PRINTER MODE: nSLIN Output line for detection of printer selection. This pin is pulled high internally. Refer to the description of the
		OD <sub>12</sub>	parallel port for the definition of this pin in ECP and EPP mode.  EXTENSION FDD MODE: nSTEP2  This pin is for Extension FDD B; its function is the same as
		OD <sub>12</sub>	the nSTEP pin of FDC.  EXTENSION 2FDD MODE: nSTEP2  This pin is for Extension FDD A and B; its function is the same as the nSTEP pin of FDC.
nINIT	44	OD <sub>12</sub>	PRINTER MODE: nINIT Output line for the printer initialization. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD <sub>12</sub>	EXTENSION FDD MODE: nDIR2 This pin is for Extension FDD B; its function is the same as the nDIR pin of FDC.
		OD <sub>12</sub>	EXTENSION 2FDD MODE: nDIR2 This pin is for Extension FDD A and B; its function is the same as the nDIR pin of FDC.
nAFD	46	OD <sub>12</sub>	PRINTER MODE: nAFD An active low output from this pin causes the printer to auto feed a line after a line is printed. This pin is pulled high internally. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.
		OD <sub>12</sub>	EXTENSION FDD MODE: DRVDEN0 This pin is for Extension FDD B; its function is the same as the DRVDEN0 pin of FDC.
		OD <sub>12</sub>	EXTENSION 2FDD MODE: DRVDEN0 This pin is for Extension FDD A and B; its function is the same as the DRVDEN0 pin of FDC.

Multi-Mode Para			
SYMBOL	PIN	I/O	FUNCTION
nSTB	47	OD <sub>12</sub>	PRINTER MODE: nSTB
			An active low output is used to latch the parallel data into
			the printer. This pin is pulled high internally. Refer to the
			description of the parallel port for the definition of this pin in
			ECP and EPP mode.
		-	EXTENSION FDD MODE: This pin is a tri-state output.
		-	EXTENSION 2FDD MODE: This pin is a tri-state output.
PD0	42	I/O <sub>14t</sub>	PRINTER MODE: PD0
			Parallel port data bus bit 0. Refer to the description of the
			parallel port for the definition of this pin in ECP and EPP
			mode.
		IN <sub>t</sub>	EXTENSION FDD MODE: nINDEX2
			This pin is for Extension FDD B; its function is the same as
			the nINDEX pin of FDC. It is pulled high internally.
		INt	EXTENSION 2FDD MODE: nINDEX2
			This pin is for Extension FDD A and B; its function is the
	4.4	1/0	same as the nINDEX pin of FDC. It is pulled high internally.
PD1	41	I/O <sub>14t</sub>	PRINTER MODE: PD1
			Parallel port data bus bit 1. Refer to the description of the
		INI	parallel port for the definition of this pin in ECP and EPP
		INt	mode. EXTENSION FDD MODE: nTRAK02
			This pin is for Extension FDD B; its function is the same as
		INt	the nTRAK0 pin of FDC. It is pulled high internally.
		IINţ	EXTENSION, 2FDD MODE: nTRAK02
			This pin is for Extension FDD A and B; its function is the
			same as the nTRAK0 pin of FDC. It is pulled high internally.
PD2	40	I/O <sub>14t</sub>	PRINTER MODE: PD2
702	40	″ <b>∨</b> 14t	Parallel port data bus bit 2. Refer to the description of the
			parallel port for the definition of this pin in ECP and EPP
		INt	mode.
		J#11	EXTENSION FDD MODE: nWP2
			This pin is for Extension FDD B; its function is the same as
		IN <sub>t</sub>	the nWP pin of FDC. It is pulled high internally.
		(	EXTENSION. 2FDD MODE: nWP2
			This pin is for Extension FDD A and B; its function is the
			same as the nWP pin of FDC. It is pulled high internally.
	l		Carrie as the fiver pin of 1 bo. It is puned high internally.

SYMBOL	PIN	, continued	FUNCTION
	39		PRINTER MODE: PD3
PD3	39	I/O <sub>14t</sub>	Parallel port data bus bit 3. Refer to the description of the
			parallel port for the definition of this pin in ECP and EPP
		INt	mode.
		(	EXTENSION FDD MODE: nRDATA2
			This pin is for Extension FDD B; its function is the same as
		IN <sub>t</sub>	the nRDATA pin of FDC. It is pulled high internally.
		-	EXTENSION 2FDD MODE: nRDATA2
			This pin is for Extension FDD A and B; its function is the same
			as the nRDATA pin of FDC. It is pulled high internally.
PD4	38	I/O <sub>14t</sub>	PRINTER MODE: PD4
			Parallel port data bus bit 4. Refer to the description of the
		INI	parallel port for the definition of this pin in ECP and EPP
		INt	mode. EXTENSION FDD MODE: nDSKCHG2
			This pin is for Extension FDD B; the function of this pin is the
		INt	same as the nDSKCHG pin of FDC. It is pulled high
		(	internally.
			EXTENSION 2FDD MODE: nDSKCHG2
			This pin is for Extension FDD A and B; this function of this pin
			is the same as the nDSKCHG pin of FDC. It is pulled high
			internally.
PD5	37	I/O <sub>14t</sub>	PRINTER MODE: PD5
			Parallel port data bus bit 5. Refer to the description of the
			parallel port for the definition of this pin in ECP and EPP
		-	mode. EXTENSION FDD MODE: This pin is a tri-state output.
		-	EXTENSION FDD MODE: This pin is a tri-state output.  EXTENSION 2FDD MODE: This pin is a tri-state output.
PD6	36	I/OD <sub>14t</sub>	PRINTER MODE: PD6
1 00	30	1/0014[	Parallel port data bus bit 6. Refer to the description of the
		-	parallel port for the definition of this pin in ECP and EPP
			mode.
		OD <sub>14</sub>	EXTENSION FDD MODE: This pin is a tri-state output.
			EXTENSION. 2FDD MODE: nMOA2
			This pin is for Extension FDD A; its function is the same as
PD7	35	1/0D <sub>14t</sub>	
		_	
		OD44	*******
		OD 14	
PD7	35	I/OD <sub>14t</sub> - OD <sub>14</sub>	the nMOA pin of FDC.  PRINTER MODE: PD7  Parallel port data bus bit 7. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode.  EXTENSION FDD MODE: This pin is a tri-state output.  EXTENSION 2FDD MODE: nDSA2  This pin is for Extension FDD A; its function is the same as the nDSA pin of FDC.

### Serial Port Interface

Serial Port Inte	PIN	I/O	FUNCTION
	49		
nCTSA	78	INt	Clear To Send. It is the modem control input. The function of these pins can be tested by reading bit 4 of
nCTSB	10		
DOD 4	F0	INI	the handshake status register.
nDSRA	50 79	INt	Data Set Ready. An active low signal indicates the modem
nDSRB	79		or data set is ready to establish a communication link and transfer data to the UART.
DT04	51	1/0	UART A Request To Send. An active low signal informs the
nRTSA	51	I/O <sub>8t</sub>	modem or data set that the controller is ready to send data.
HEFRAS			During power-on reset, this pin is pulled down internally and
HEFRAS			is defined as HEFRAS, which provides the power-on value
			for CR26 bit 6 (HEFRAS). A 4.7 k $\Omega$ is recommended if
			intends to pull up. (select 370H as configuration I/O port's
			address)
nRTSB	80	I/O <sub>8t</sub>	UART B Request To Send. An active low signal informs the
	=0		modem or data set that the controller is ready to send data.
nDTRA	52	I/O <sub>8t</sub>	UART A Data Terminal Ready. An active low signal informs
nPNPCSV			the modem or data set that the controller is ready to
			communicate.
			During power-on reset, this pin is pulled down internally and
			is defined as nPNPCSV, which provides the power-on value
			for CR24 bit 0 (nPNPCSV). A 4.7 k $\Omega$ is recommended if
			intends to pull up. (clear the default value of FDC, UARTs,
	0.4	1/0	and PRT)
nDTRB	81	I/O <sub>8t</sub>	UART B Data Terminal Ready. An active low signal informs
			the modem or data set that controller is ready to communicate.
SINA	53	INt	Serial Input. It is used to receive serial data through the
SINB	82	IINt	communication link.
SOUTA	54	I/O <sub>8t</sub>	UART A Serial Output. It is used to transmit serial data out to
3001A	34	1/O8t	the communication link.
PENKBC			During power-on reset, this pin is pulled down internally and
LIVINDO			is defined as PENKBC, which provides the power-on value
			for CR24 bit 2 (ENKBC). A 4.7 k $\Omega$ resistor is recommended if
			intends to pull up. (enable KBC)
SOUTB	83	I/O <sub>8t</sub>	UART B Serial Output. During power-on reset, this pin is
PEN48	03	1/08t	pulled down internally and is defined as PEN48, which
I LINTO			provides the power-on value for CR24 bit 6 (EN48). A 4.7 k
			$\Omega$ resistor is recommended if intends to pull up.
-DCDA	56	INL	Data Carrier Detect. An active low signal indicates the
nDCDA	84	INt	modem or data set has detected a data carrier.
nDCDB	57	INI.	Ring Indicator. An active low signal indicates that a ring
nRIA	85	INt	
nRIB	იე		signal is being received from the modem or data set.

#### **KBC** Interface

NDO IIIICITACE			
SYMBOL	PIN	I/O	FUNCTION
nKBLOCK	58	INt	Keyboard inhibit control input. This pin is after system reset. Internal pull high. (KBC P17)
GA20M	59	O12	Gate A20 output. This pin is high after system reset. (KBC P21)
KBRST	60	O12	Keyboard reset. This pin is high after system reset. (KBC P20)
KDATA	63	I/OD <sub>16</sub>	Keyboard Data.
MDATA	66	I/OD <sub>16</sub>	PS2 Mouse Data.
KCLK	62	I/OD <sub>16</sub>	Keyboard Clock.
MCLK	65	I/OD <sub>16</sub>	PS2 Mouse Clock.

# **ACPI Interface**

SYMBOL	PIN	I/O	FUNCTION
VBAT	74	PWR	Battery voltage input.
nPSOUT	67	OD <sub>12</sub>	Panel Switch Output. This signal is used for Wake-Up system from S5 <sub>cold</sub> state. This pin is pulse output, active low.
nPSIN	68	IN <sub>td</sub>	Panel Switch Input. This pin is high active with an internal pull down resistor.

# **Hardware Monitor Interface**

SYMBOL	PIN	I/O	FUNCTION	
nCASEOPEN	76	INt	CASE OPEN. An active low input from an external device	
			when case is opened. This signal can be latched if pin	
			VBAT is connect to battery, even LPC61W492 is power off.	
-5VIN	94	AIN	0V to 4.096V FSR Analog Inputs.	
-12VIN	95	AIN	0V to 4.096V FSR Analog Inputs.	
+12VIN	96	AIN	0V to 4.096V FSR Analog Inputs.	
+3.3VIN	98	AIN	0V to 4.096V FSR Analog Inputs.	
VCOREB	99	AIN	0V to 4.096V FSR Analog Inputs.	
VCOREA	100	AIN	0V to 4.096V FSR Analog Inputs.	
VREF	101	AOUT	Reference Voltage for temperature measuring.	
VTIN3	102	AIN	Temperature sensor 3 input. It is used for CPU2	
			temperature measuring.	
VTIN2	103	AIN		
			temperature measuring.	
VTIN1	104	AIN	Temperature sensor 1 input. It is used for system	
			temperature measuring.	
nOVT	105	OD <sub>12</sub>	Over temperature Shutdown Output. It indicated the VTIN2	
			or VTIN3 is over temperature limit.	
VID[4:0]	106-	INt	Voltage Supply readouts from Pentium II .	
	110			

SYMBOL	PIN	I/O	FUNCTION	
FANIO[3:1]	111-	I/O <sub>12ts</sub> 0V to +5V amplitude fan tachometer input.		
	113		Alternate Function: Fan on-off control output.	
			These multifunctional pins can be programmable input or	
			output.	
FANPWM1	116	0 <sub>12</sub>	Fan speed control. Use the Pulse Width Modulation (PWM)	
FANPWM2	115		technical knowledge to control the Fan's RPM.	
BEEP	118	OD12	Beep function for hardware monitor. This pin is low after	
			system reset.	

#### **Game Port & MIDI Port**

SYMBOL	PIN	I/O	FUNCTION	
GPSA1	128	IN	Active-low, Joystick I switch input 1. This pin has an internal	
0.071	120		pull-up resistor. (Default)	
GP10		I/OD <sub>12</sub>	General purpose I/O port 1 bit 0.	
P12		I/OD24	Alternate Function Output:KBC P12 I/O port.	
GPSB1	127	IN	Active-low, Joystick II switch input 1. This pin has an internal	
			pull-up resistor. (Default)	
GP11		I/OD <sub>12</sub>	General purpose I/O port 1 bit 1.	
P13		I/OD12	Alternate Function Output:KBC P13 I/O port.	
GPX1	126	I/OD	Joystick I timer pin. this pin connect to X positioning variable	
			resistors for the Joystick. (Default)	
GP12		I/OD <sub>12</sub>	General purpose I/O port 1 bit 2.	
P14		I/OD12	Alternate Function Output:KBC P14 I/O port.	
GPX2	125	I/OD	Joystick II timer pin. Connect this pin to X positioning variable	
			resistors for the Joystick. (Default)	
GP13		I/OD <sub>12</sub>	General purpose I/O port 1 bit 3.	
P15		I/OD12	Alternate Function Output:KBC P15 I/O port.	
GPY2	124	I/OD	Joystick II timer pin. Connect this pin to Y positioning variable	
			resistors for the Joystick. (Default)	
GP14		I/OD <sub>12</sub>	General purpose I/O port 1 bit 4.	
P16		I/OD12	Alternate Function Output:KBC P16 I/O port.	
GPY1	123	I/OD	Joystick I timer pin. Connect this pin to Y positioning variable	
0045		1/0010	resistors for the Joystick. (Default)	
GP15	400	I/OD12	General purpose I/O port 1 bit 5.	
GPSB2	122	IN	Active-low, Joystick II switch input 2. This pin has an internal	
0010		1/05	pull-up resistor. (Default)	
GP16	101	I/OD <sub>24</sub>	General purpose I/O port 1 bit 6.	
GPSA2	121	IN	Active-low, Joystick I switch input 2. This pin has an internal	
0047		1/05	pull-up resistor. (Default)	
GP17	110	I/OD <sub>12</sub>	General purpose I/O port 1 bit 7.	
MSI	119	INt	MIDI serial data input. Schmitt trigger input with internal pull-	
CD20		I/OD . r	up register. (Default)	
GP20	400	I/OD <sub>12t</sub>	General purpose I/O port 2 bit 0.	
MSO	120	Ot	MIDI serial data output. (Default)	
IRQIN0		INt	Alternate Function input: Interrupt channel input.	

# General Purpose I/O Port General Purpose I/O Port 1 (Power source is Vcc) General Purpose I/O Port 2 (Power source is Vcc)

SYMBOL	PIN	1/0	FUNCTION	
GP20	119	I/OD <sub>12t</sub>	General purpose I/O port 2 bit 0.	
MSI		INt	MIDI serial data input. Schmitt trigger input with internal	
			pull-up register. (Default)	
GP21	92	I/OD <sub>12t</sub>	General purpose I/O port 2 bit 1.	
(SCL)		INts	(Alternate Function: Serial Bus Clock. For LPC61W492 Only)	
GP22	91	I/OD <sub>12t</sub>	General purpose I/O port 2 bit 2.	
(SDA)		I/OD12ts	(Alternate Function: Serial Bus bi-directional Data.	
			For LPC61W492 Only)	
GP23	90	I/OD <sub>24t</sub>	General purpose I/O port 2 bit 3.	
PLED		OD24t	Alternate Function Output: (Default)	
			Power LED output, this signal is low after system reset.	
GP24	89 I/OD <sub>12t</sub>		General purpose I/O port 2 bit 4. (Default)	
WDTO		OD <sub>12t</sub>	Alternate Function :	
			Watch dog timer output.	
GP25	88	I/OD <sub>24t</sub>	General purpose I/O port 2 bit 5.	
IRRX		INts	Alternate Function Input: Infrared Receiver input.	
GP26	87	I/OD <sub>24t</sub>	General purpose I/O port 2 bit 6.	
IRTX		OUT12t	Alternate Function Output: Infrared Transmitter Output.	
GP27	2	I/OD <sub>24t</sub>	General purpose I/O port 2 bit 7.	
DRVDEN1		OD24t	Drive Density Select bit 0.	
IRQIN1		INt	Alternate Function Input: Interrupt channel input.	

General Purpose I/O Port 3 (Power source is VSB)

SYMBOL	PIN	1/0	FUNCTION	
GP30	73	I/OD12t	General purpose I/O port 3 bit 0.	
nSLP_SX		INt	Chipset suspend C status input.	
GP31	72	I/OD <sub>12t</sub>	General purpose I/O port 3 bit 1.	
nPWRCTL		OD <sub>12t</sub>	Alternate Function Output: (Default)	
			This pin generates the PWRCTL# signal while the power	
			failure.	
GP32	71	I/OD <sub>12t</sub>	General purpose I/O port 3 bit 2.	
PWROK		OD <sub>12t</sub>	Alternate Function Output: (Default)	
			This pin generates the PWROK signal while the VCC come	
			in.	
GP33	70	I/OD <sub>12t</sub>	·=·	
nRSMRST		OD <sub>12t</sub>	Alternate Function Output: (Default)	
			This pin generates the RSMRST signal while the VSB come	
			in.	
GP34	69	I/OD <sub>12t</sub>	General purpose I/O port 3 bit 4.	
nCIRRX		OD <sub>12t</sub>	Alternate Function Input: (Default)	
			Consumer IR receiving input. This pin can Wake-Up system	
0005	0.4	1/05	from S5 cold.	
GP35	64	I/OD <sub>24t</sub>	General purpose I/O port 3 bit 5.	
SUSLED		OD <sub>24t</sub>	Alternate Function Output : (Default)	
			Suspend LED output, it can program to flash when suspend	
			state. This function can work without VCC.	

# **POWER PINS**

SYMBOL	PIN	FUNCTION	
VCC	12, 48, 77, 114	+5V power supply for the digital circuitry.	
VSB	61 +5V stand-by power supply for the digital circuitry.		
VCC3V	28	+3.3V power supply for driving 3V on host interface.	
AVCC	97	Analog VCC input. Internally supplier to all analog circuitry.	
AGND 93		Internally connected to all analog circuitry. The ground reference for all analog inputs	
VSS	20, 55, 86, 117	Ground.	

#### LPC (LOW PIN COUNT) INTERFACE

LPC interface is to replace ISA interface serving as a bus interface between host (chip-set) and peripheral (SMSC I/O). Data transfer on the LPC bus are serialized over a 4 bit bus. The general characteristics of the interface implemented in SMSC LPC I/O are:

- One control line, namely nLFRAME, which is used by the host to start or stop transfers. No peripherals drive this signal.
- The LAD[3:0] bus, which communicates information serially. The information conveyed are cycle type, cycle direction, chip selection, address, data, and wait states.
- MR (master reset) of SMSC ISA I/O is replaced with an active low reset signal, namely nLRESET, in SMSC LPC I/O.
- An additional 33 MHz PCI clock is needed in SMSC LPC I/O for synchronization.
- DMA requests are issued through nLDRQ.
- Interrupt requests are issued through SERIRQ.
- Power management events are issued through nPME.

Comparing to its ISA counterpart, LPC implementation saves up to 40 pins (see table below) which are free for integrating more devices on a single chip.

SMSC I/O	INTERFACE PINS	COUNT
FDC37M72x	D[7:0], SA[15:0], DRQ[3:0], DnACK[3:0], TC, nIOR, nIOW, IOCHRDY, IRQs	49
LPC61W492	LAD[3:0], nLFRAME, PCICLK, nLDRQ, SERIRQ, nPME	9
save		40

The transition from ISA to LPC is transparent in terms of software which means no BIOS or device driver update is needed except chip-specific configuration.

#### FDC FUNCTIONAL DESCRIPTION

#### LPC61W492 FDC

The floppy disk controller of the LPC61W492 integrates all of the logic required for floppy disk control. The FDC implements a PC/AT or PS/2 solution. All programmable options default to compatible values. The FIFO provides better system performance in multi-master systems. The digital data separator supports up to 2 M bits/sec data rate. The FDC includes the following blocks: AT interface, Precompensation, Data Rate Selection, Digital Data Separator, FIFO, and FDC Core.

#### AT Interface

The interface consists of the standard asynchronous signals: nRD, nWR, A0-A3, IRQ, DMA control, and a data bus. The address lines select between the configuration registers, the FIFO and control/status registers. This interface can be switched between PC/AT, Model 30, or PS/2 normal modes. The PS/2 register sets are a superset of the registers found in a PC/AT.

#### FIFO (Data)

The FIFO is 16 bytes in size and has programmable threshold values. All command parameter information and disk data transfers go through the FIFO. Data transfers are governed by the RQM and DIO bits in the Main Status Register.

The FIFO defaults to disabled mode after any form of reset. This maintains PC/AT hardware compatibility. The default values can be changed through the CONFIGURE command. The advantage of the FIFO is that it allows the system a larger DMA latency without causing disk errors. The following tables give several examples of the delays with a FIFO. The data are based upon the following formula:

THRESHOLD #  $\times$  (1/DATA/RATE) \*8 - 1.5  $\mu$ S = DELAY

FIFO THRESHOLD	MAXIMUM DELAY TO SERVICING AT 500KBPS
	Data Rate
1 Byte	$1 \times 16 \mu$ S - 1.5 $\mu$ S = 14.5 $\mu$ S
2 Byte	$2 \times 16 \mu S - 1.5 \mu S = 30.5 \mu S$
8 Byte	$8 \times 16 \mu S - 1.5 \mu S = 6.5 \mu S$
15 Byte	$15 \times 16 \mu S - 1.5 \mu S = 238.5 \mu S$
FIFO THRESHOLD	MAXIMUM DELAY TO SERVICING AT 1MBPS
	Data Rate
1 Byte	$1 \times 8 \mu S - 1.5 \mu S = 6.5 \mu S$
2 Byte	$2 \times 8 \mu S - 1.5 \mu S = 14.5 \mu S$
8 Byte	$8 \times 8 \mu S - 1.5 \mu S = 62.5 \mu S$
15 Byte	15 × 8 μS - 1.5 μS = 118.5 μS

At the start of a command the FIFO is always disabled and command parameters must be sent based upon the RQM and DIO bit settings in the main status register. When the FDC enters the command execution phase, it clears the FIFO of any data to ensure that invalid data are not transferred.

An overrun and underrun will terminate the current command and the data transfer. Disk writes will complete the current sector by generating a 00 pattern and valid CRC. Reads require the host to remove the remaining data so that the result phase may be entered.

DMA transfers are enabled with the SPECIFY command and are initiated by the FDC by activating the DRQ pin during a data transfer command. The FIFO is enabled directly by asserting DnACK and addresses need not be valid.

Note that if the DMA controller is programmed to function in verify mode a pseudo read is performed by the FDC based only on DnACK. This mode is only available when the FDC has been configured into byte mode (FIFO disabled) and is programmed to do a read. With the FIFO enabled the above operation is performed by using the new VERIFY command. No DMA operation is needed.

#### **Data Separator**

The function of the data separator is to lock onto the incoming serial read data. When a lock is achieved the serial front end logic of the chip is provided with a clock which is synchronized to the read data. The synchronized clock, called the Data Window, is used to internally sample the serial data portion of the bit cell, and the alternate state samples the clock portion. Serial to parallel conversion logic separates the read data into clock and data bytes.

The Digital Data Separator (DDS) has three parts: control logic, error adjustment, and speed tracking. The DDS circuit cycles once every 12 clock cycles ideally. Any data pulse input will be synchronized and then adjusted by immediate error adjustment. The control logic will generate RDD and RWD for every pulse input. During any cycle where no data pulse is present, the DDS cycles are based on speed. A digital integrator is used to keep track of the speed changes in the input data stream.

#### Write Precompensation

The write precompensation logic is used to minimize bit shifts in the RDDATA stream from the disk drive. Shifting of bits is a known phenomenon in magnetic media and is dependent on the disk media and the floppy drive.

The FDC monitors the bit stream that is being sent to the drive. The data patterns that require precompensation are well known. Depending upon the pattern, the bit is shifted either early or late relative to the surrounding bits.

#### Perpendicular Recording Mode

The FDC is also capable of interfacing directly to perpendicular recording floppy drives. Perpendicular recording differs from the traditional longitudinal method in that the magnetic bits are oriented vertically. This scheme packs more data bits into the same area.

FDCs with perpendicular recording drives can read standard 3.5" floppy disks and can read and write perpendicular media. Some manufacturers offer drives that can read and write standard and perpendicular media in a perpendicular media drive.

A single command puts the FDC into perpendicular mode. All other commands operate as they normally do. The perpendicular mode requires a 1 Mbps data rate for the FDC. At this data rate the FIFO eases the host interface bottleneck due to the speed of data transfer to or from the disk.

#### **FDC Core**

The LPC61W492 FDC is capable of performing twenty commands. Each command is initiated by a multi-byte transfer from the microprocessor. The result can also be a multi-byte transfer back to the microprocessor. Each command consists of three phases: command, execution, and result.

#### Command

The microprocessor issues all required information to the controller to perform a specific operation.

#### Execution

The controller performs the specified operation.

#### Result

After the operation is completed, status information and other housekeeping information is provided to the microprocessor.

#### **FDC Commands**

Command Symbol Descriptions:

C: Cylinder number 0 - 256

D: Data Pattern
DIR: Step Direction
DIR = 0, step out
DIR = 1, step in

DS0: Disk Drive Select 0
DS1: Disk Drive Select 1
DTL: Data Length
EC: Enable Count
EOT: End of Track
EFIFO: Enable FIFO

EIS: Enable Implied Seek

EOT: End of track
FIFOTHR: FIFO Threshold
GAP: Gap length selection

GPL: Gap Length
H: Head number
HDS: Head number select
HLT: Head Load Time
HUT: Head Unload Time

LOCK: Lock EFIFO, FIFOTHR, PTRTRK bits prevent affected by software reset

MFM: MFM or FM Mode

MT: Multitrack

N: The number of data bytes written in a sector

NCN: New Cylinder Number ND: Non-DMA Mode OW: Overwritten

PCN: Present Cylinder Number

POLL: Polling Disable

PRETRK: Precompensation Start Track Number

R: Record

RCN: Relative Cylinder Number

R/W: Read/Write

SC: Sector/per cylinder

SK: Skip deleted data address mark

SRT: Step Rate Time
ST0: Status Register 0
ST1: Status Register 1
ST2: Status Register 2

ST3: WG: Status Register 3 Write gate alters timing of WE

# (1) Read Data

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W	MT MFM SK 0 0 1 1 0	Command codes
	W	0 0 0 0 HDS DS1 DS0	
	W	C	Sector ID
	W	H	information prior to
			command
			execution
	W	R	
	W	N	
	W	EOT	
	W	GPL	
	W	DTL	
Execution			Data transfer
			between the FDD
			and system
Result	R	ST0	Status information
	R	ST1	after command
	R	ST2	execution
	R	C	Sector ID
	R	H	information after
	R	R	command
	R	N	execution

(2) Read Deleted Data

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W	MT MFM SK 0 1 1 0 0	Command codes
	W	0 0 0 0 HDS DS1 DS0	
	W	C	Sector ID
	W	H	information prior
			to command
			execution
	W	R	
	W	N	
	W	EOT	
	W	GPL	
	W	DTL	
Execution			Data transfer
			between the FDD
			and system
Result	R	ST0	Status information
	R	ST1	after command
	R	ST2	execution
	R	C	Sector ID
	R	H	information after
	R	R	command
	R	N	execution

# (3) Read A Track

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W	0 MFM 0 0 0 0 1 0	Command codes
	W	0 0 0 0 HDS DS1 DS0	
	W	C	Sector ID
	W	H	information prior to
			command
			execution
	W	R	
	W	N	
	W	EOT	
	W	GPL	
	W	DTL	
Execution			Data transfer
			between the FDD
			and system; FDD
			reads contents of
			all cylinders from
			index hole to EOT
Result	R	ST0	Status information
	R	ST1	after command
	R	ST2	execution
	R	C	Sector ID
	R	H	information after
	R	R	command
	R	N	execution

(4) Read ID

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W	0 MFM 0 0 1 0 1 0	Command codes
	W	0 0 0 0 HDS DS1 DS0	
Execution			The first correct
			ID information on
			the cylinder is
			stored in Data
			Register
Result	R	ST0	Status information
	R	ST1	after command
	R	ST2	execution
	R	C	Disk status after
	R	H	the command has
	R	R	been completed
	R	N	

(5) Verify

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W	MT MFM SK 1 0 1 1 0	Command codes
	W	EC 0 0 0 HDS DS1 DS0	
	W	C	Sector ID
	W	H	information prior
			to command
			execution
	W	R	
	W	N	
	W	EOT	
	W	GPL	
		DTL/SC	
Execution			No data transfer
			takes place
Result	R	ST0	Status
	R	ST1	information after
	R	ST2	command
			execution
	R	C	Sector ID
	R	H	information after
	R	R	command
	R	N	execution

(6) Version

1-7											
PHASE	R/W		)7 C	)6 D	)5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0	1	0	0	0	0		Command code
Result	R	1	0	0	1	0	0	0	0		Enhanced
											controller

(7) Write Data

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W	MT MFM 0 0 0 1 0 1	Command codes
	W	0 0 0 0 HDS DS1 DS0	
	W	C	Sector ID
	W	H	information prior
			to Command
			execution
	W	R	
	W	N	
	W	EOT	
	W	GPL	
	W	DTL	
Execution			Data transfer
			between the FDD
			and system
Result	R	ST0	Status
	R	ST1	information after
	R	ST2	Command
			execution
	R	C	Sector ID
	R	H	information after
	R	R	Command
	R	N	execution

# (8) Write Deleted Data

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W	MT MFM 0 0 1 0 0 1	Command codes
	W	0 0 0 0 HDS DS1 DS0	
	W	C	Sector ID
	W	H	information prior to
			command
			execution
	W	R	
	W	N	
	W	EOT	
	W	GPL	
	W	DTL	
Execution			Data transfer
			between the FDD
			and system
Result	R	ST0	Status information
	R	ST1	after command
	R	ST2	execution
	R	C	Sector ID
	R	H	information after
	R	R	command
	R	N	execution

(9) Format A Track

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W	0 MFM 0 0 1 1 0 1	Command codes
	W	0 0 0 0 HDS DS1 DS0	
	W	N	Bytes/Sector
	W	SC	Sectors/Cylinder
	W	GPL	Gap 3
	W	D	Filler Byte
Execution	W	C	Input Sector
for Each	W	H	Parameters
Sector	W	R	
Repeat:	W	N	
Result	R	ST0	Status information
	R	ST1	after command
	R	ST2	execution
	R	Undefined	
	R	Undefined	
İ	R	Undefined	
	R	Undefined	

(10) Recalibrate

(10) Itobalible	110									
PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W	0	0	0 0	0	1	1	1		Command codes
	W	0	0	0 C	0	0	DS1	DS0		
Execution										Head retracted to Track 0 Interrupt

(11) Sense Interrupt Status

( , ================================								
PHASE	R/W	D7	D6 D5	D4	D3	D2	D1 D0	REMARKS
Command	W	0 0	0 0	) 1	0	0	0	Command code
Result	R			- ST0				Status information at
	R	-		PCN				the end of each seek
								operation

(12) Specify

PHASE	R/W	D	7	D6	D5	D4	D3	D2	D1	DO	)	REMARKS
Command	W	0	0	0	0	(	)	0	1	1		Command codes
	W			SR	T			HU	T			
	W	l j.		· }	HLT					NĒ	)	

(13) Seek

PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W W W	0 0 0 0 1 1 1 1 0 0 0 0 0 HDS DS1 DS0	Command codes
Execution	R		Head positioned over proper cylinder on diskette

(14) Configure

(17) Comingano	•		
PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Command	W	0 0 0 1 0 0 1 1	Configure information
	W W W	0	
Execution			Internal registers written

(15) Relative Seek

PHASE	R/W		D7	D6	D5	D4	D3	D:	2 D	1	D0	REMARKS
Command	W	1	DIR	0	C	, ,	1 '	1	1	1		Command codes
	W	0	0	0	C	) (	) H	DS	DS1	DS	0	
	W					- RCN						

(16) Dumpreg

(10) Dumpleg						
PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS			
Command	W	0 0 0 0 1 1 1 0	Registers placed in FIFO			
Result	R	PCN-Drive 0				
	R	PCN-Drive 1				
	R	PCN-Drive 2				
	R	PCN-Drive 3				
	R	SRT   HUT				
	R	ND				
	R	SC/EOT				
	R	LOCK 0 D3 D2 D1 D0 GAP WG				
	R	0 EIS EFIFO POLL   FIFOTHR				
	R	PRETRK				

(17) Perpendicular Mode

1 /											
PHASE	R/W	D.	7 [	)6 E	D5 [	04 [	03	D2	D1	D0	REMARKS
Command	W	0	0	0	1	0	0	1	0		Command Code
	W	OW	0	D3	D2	D1	D0	GAP	WG	3	

(18) Lock

1.0/ = 0.00								
PHASE	R/W	D7	D6	D5 D	4 D3	D2	D1 D0	REMARKS
Command	W	LOCK	0 0	1	0	1 0	0	Command Code
Result	R	0 (	0 0	LOCK	0	0	0 0	

(19) Sense Drive Status

PHASE	R/W	D7	D6 D	5 D4	D3 D2 I	D1 D0	REMARKS
Command	W	0 0	0	0 0	1 0	0	Command Code
	W	0 (	0	0 0	HDS DS1	DS0	
Result	R			Status information about disk drive			

(20) Invalid

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
Command	W			Ir	ivalid (	Codes				Invalid codes (no operation- FDC goes to standby state)
Result	R				S	T0				ST0 = 80H


#### **Register Descriptions**

There are several status, data, and control registers in LPC61W492. These registers are defined below:

ADDRESS	REGI	STER
OFFSET	READ	WRITE
base address + 0	SA REGISTER	
base address + 1	SB REGISTER	
base address + 2		DO REGISTER
base address + 3	TD REGISTER	TD REGISTER
base address + 4	MS REGISTER	DR REGISTER
base address + 5	DT (FIFO) REGISTER	DT (FIFO) REGISTER
base address + 7	DI REGISTER	CC REGISTER

# Status Register A (SA Register) (Read base address + 0)

This register is used to monitor several disk interface pins in PS/2 and Model 30 modes. In PS/2 mode, the bit definitions for this register are as follows:



#### INIT PENDING (Bit 7):

This bit indicates the value of the floppy disk interrupt output.

# nDRV2 (Bit 6):

- 0 A second drive has been installed
- 1 A second drive has not been installed

#### STEP (Bit 5):

This bit indicates the complement of nSTEP output.

# nTRAK0 (Bit 4):

This bit indicates the value of nTRAK0 input.

#### HEAD (Bit 3):

This bit indicates the complement of nHEAD output.

0 side 0

1 side 1

# nINDEX (Bit 2):

This bit indicates the value of nINDEX output.

#### nWP (Bit 1):

0 disk is write-protected1 disk is not write-protected


#### DIR (Bit 0)

This bit indicates the direction of head movement.

0 outward direction

1 inward direction

In PS/2 Model 30 mode, the bit definitions for this register are as follows:



# INIT PENDING (Bit 7):

This bit indicates the value of the floppy disk interrupt output.

#### DRQ (Bit 6):

This bit indicates the value of DRQ output pin.

#### STEP F/F (Bit 5):

This bit indicates the complement of latched nSTEP output.

#### TRAK0 (Bit 4):

This bit indicates the complement of nTRAK0 input.

nHEAD (Bit 3):

This bit indicates the value of nHEAD output.

0 side 1

1 side 0

#### INDEX (Bit 2):

This bit indicates the complement of nINDEX output.

#### WP (Bit 1):

0 disk is not write-protected

1 disk is write-protected


#### nDIR (Bit 0)

This bit indicates the direction of head movement.

0 inward direction1 outward direction

# Status Register B (SB Register) (Read base address + 1)

This register is used to monitor several disk interface pins in PS/2 and Model 30 modes. In PS/2 mode, the bit definitions for this register are as follows:



#### Drive SEL0 (Bit 5):

This bit indicates the status of DO REGISTER bit 0 (drive select bit 0).

#### WDATA Toggle (Bit 4):

This bit changes state at every rising edge of the nWD output pin.

RDATA Toggle (Bit 3):

This bit changes state at every rising edge of the nRDATA output pin.

WE (Bit 2):

This bit indicates the complement of the nWE output pin.


MOT EN B (Bit 1)

This bit indicates the complement of the nMOB output pin.

MOT EN A (Bit 0)

This bit indicates the complement of the nMOA output pin.

In PS/2 Model 30 mode, the bit definitions for this register are as follows:



# nDRV2 (Bit 7):

- 0 A second drive has been installed
- 1 A second drive has not been installed

# nDSB (Bit 6):

This bit indicates the status of nDSB output pin.

### nDSA (Bit 5)

This bit indicates the status of nDSA output pin.

# WD F/F(Bit 4):

This bit indicates the complement of the latched nWD output pin at every rising edge of the nWD output pin.

# RDATA F/F(Bit 3):

This bit indicates the complement of the latched nRDATA output pin.

# WE F/F (Bit 2):

This bit indicates the complement of latched nWE output pin.

# nDSD (Bit 1):


- 0 Drive D has been selected
- 1 Drive D has not been selected

# nDSC (Bit 0):

- 0 Drive C has been selected
- 1 Drive C has not been selected


# Digital Output Register (DO Register) (Write base address + 2)

The Digital Output Register is a write-only register controlling drive motors, drive selection, DRQ/IRQ enable, and FDC resetting. All the bits in this register are cleared by the MR pin. The bit definitions are as follows:




# Tape Drive Register (TD Register) (Read base address + 3)

This register is used to assign a particular drive number to the tape drive support mode of the data separator. This register also holds the media ID, drive type, and floppy boot drive information of the floppy disk drive. In normal floppy mode, this register includes only bit 0 and 1. The bit definitions are as follows:



If three mode FDD function is enabled (EN3MODE = 1 in CR9), the bit definitions are as follows:



Media ID1 Media ID0 (Bit 7, 6):

These two bits are read only. These two bits reflect the value of CR8 bit 3, 2.

Drive type ID1 Drive type ID0 (Bit 5, 4):

These two bits reflect two of the bits of CR7. Which two bits are reflected depends on the last drive selected in the DO REGISTER.

Floppy Boot drive 1, 0 (Bit 3, 2):

These two bits reflect the value of CR8 bit 1, 0.


Tape Sel 1, Tape Sel 0 (Bit 1, 0):

These two bits assign a logical drive number to the tape drive. Drive 0 is not available as a tape drive and is reserved as the floppy disk boot drive.

TAPE SEL 1	TAPE SEL 0	DRIVE SELECTED
0	0	None
0	1	1
1	0	2
1	1	3


# Main Status Register (MS Register) (Read base address + 4)

The Main Status Register is used to control the flow of data between the microprocessor and the controller. The bit definitions for this register are as follows:



# Data Rate Register (DR Register) (Write base address + 4)

The Data Rate Register is used to set the transfer rate and write precompensation. The data rate of the FDC is programmed by the CC REGISTER for PC-AT and PS/2 Model 30 and PS/2 mode, and not by the DR REGISTER. The real data rate is determined by the most recent write to either of the DR REGISTER or CC REGISTER.



# S/W RESET (Bit 7):

This bit is the software reset bit.

# POWER-DOWN (Bit 6):

- FDC in normal mode 0
- FDC in power-down mode

PRECOMP2 PRECOMP1 PRECOMP0 (Bit 4, 3, 2): These three bits select the value of write precompensation. The following tables show the precompensation values for the combination of these bits.

PRECOMP	PRECOMPENSATION DELAY			
2 1 0	250K - 1 Mbps	2 Mbps Tape drive		
0 0 0	Default Delays Default Delays			
0 0 1	41.67 nS 20.8 nS			
0 1 0	83.34 nS	41.17 nS		
0 1 1	125.00 nS	62.5nS		
1 0 0	166.67 nS	83.3 nS		
1 0 1	208.33 nS 104.2 nS			
1 1 0	250.00 nS	125.00 nS		
1 1 1	0.00 nS (disabled)	0.00 nS (disabled)		

DATA RATE	DEFAULT PRECOMPENSATION DELAYS
250 KB/S	125 nS
300 KB/S	125 nS
500 KB/S	125 nS
1 MB/S	41.67nS
2 MB/S	20.8 nS

# DRATE1 DRATE0 (Bit 1, 0):

These two bits select the data rate of the FDC and reduced write current control.


```
00 500 KB/S (MFM), 250 KB/S (FM), nRWC = 1
01 300 KB/S (MFM), 150 KB/S (FM), nRWC = 0
10 250 KB/S (MFM), 125 KB/S (FM), nRWC = 0
11 1 MB/S (MFM), Illegal (FM), nRWC= 1
```

The 2 MB/S data rate for Tape drive is only supported by setting 01 to DRATE1 and DRATE0 bits, as well as setting 10 to DRT1 and DRT0 bits which are two of the Configure Register CRF4 or CRF5 bits in logic device 0. Please refer to the function description of CRF4 or CRF5 and data rate table for individual data rates setting.


# FIFO Register (R/W base address + 5)

The Data Register consists of four status registers in a stack with only one register presented to the data bus at a time. This register stores data, commands, and parameters and provides diskette-drive status information. Data bytes are passed through the data register to program or obtain results after a command. In the LPC61W492, this register defaults to FIFO disabled mode after reset. The FIFO can change its value and enable its operation through the CONFIGURE command.


# Status Register 0 (ST0)



- 01 Abnormal termination of command
- 10 Invalid command issue
- 11 Abnormal termination because the ready signal from FDD changed state during command execution




# Status Register 2 (ST2) 7 6 5 4 3 2 1 0 MD (Missing Address Mark in Data Field). 1 If the FDC cannot find a data address mark (or the address mark has been deleted) when reading data from the media 0 No error BC (Bad Cylinder) 1 Bad Cylinder 0 No error SN (Scan Not satisfied) 1 During execution of the Scan command 0 No error WC (Wrong Cylinder) 1 Indicates wrong Cylinder DD (Data error in the Data field) 1 If the FDC detects a CRC error in the data field 0 No error CM (Control Mark) 1 During execution of the read data or scan command 0 No error Not used. This bit is always 0




# Digital Input Register (DI Register) (Read base address + 7)

The Digital Input Register is an 8-bit read-only register used for diagnostic purposes. In a PC/XT or AT only Bit 7 is checked by the BIOS. When the register is read, Bit 7 shows the complement of nDSKCHG, while other bits of the data bus remain in tri-state. Bit definitions are as follows:



In the PS/2 mode, the bit definitions are as follows:



# DSKCHG (Bit 7):

This bit indicates the complement of the nDSKCHG input.

Bit 6-3: These bits are always a logic 1 during a read.


# DRATE1 DRATE0 (Bit 2, 1):

These two bits select the data rate of the FDC. Refer to the DR register bits 1 and 0 for the settings corresponding to the individual data rates.

# nHIGH DENS (Bit 0):

- 0 500 KB/S or 1 MB/S data rate (high density FDD)
- 1 250 KB/S or 300 KB/S data rate

In the PS/2 Model 30 mode, the bit definitions are as follows:



# DSKCHG (Bit 7):

This bit indicates the status of nDSKCHG input.

Bit 6-4: These bits are always a logic 1 during a read.

# DMAEN (Bit 3):

This bit indicates the value of DO REGISTER bit 3.

# NOPREC (Bit 2):


This bit indicates the value of CC REGISTER NOPREC bit.

# DRATE1 DRATE0 (Bit 1, 0):

These two bits select the data rate of the FDC.

# Configuration Control Register (CC Register) (Write base address + 7)

This register is used to control the data rate. In the PC/AT and PS/2 mode, the bit definitions are as follows:




X: Reserved

Bit 7-2: Reserved. These bits should be set to 0.

# DRATE1 DRATE0 (Bit 1, 0):

These two bits select the data rate of the FDC.

In the PS/2 Model 30 mode, the bit definitions are as follows:



X: Reserved

Bit 7-3: Reserved. These bits should be set to 0.

# NOPREC (Bit 2):

This bit indicates no precompensation. It has no function and can be set by software.

# DRATE1 DRATE0 (Bit 1, 0):

These two bits select the data rate of the FDC.

# **UART PORT**


# Universal Asynchronous Receiver/Transmitter (UART A, UART B)

The UARTs are used to convert parallel data into serial format on the transmit side and convert serial data to parallel format on the receiver side. The serial format, in order of transmission and reception, is a start bit, followed by five to eight data bits, a parity bit (if programmed) and one, one and half (five-bit format only) or two stop bits. The UARTs are capable of handling divisors of 1 to 65535 and producing a 16x clock for driving the internal transmitter logic. Provisions are also included to use this 16x clock to drive the receiver logic. The UARTs also support the MIDI data rate. Furthermore, the UARTs also include complete modem control capability and a processor interrupt system that may be software trailed to the computing time required to handle the communication link. The UARTs have a FIFO mode to reduce the number of interrupts presented to the CPU. In each UART, there are 16-byte FIFOs for both receive and transmit mode.

# **Register Address**

# **UART Control Register (UCR) (Read/Write)**

The UART Control Register controls and defines the protocol for asynchronous data communications, including data length, stop bit, parity, and baud rate selection.



- Bit 7: BDLAB. When this bit is set to a logical 1, designers can access the divisor (in 16-bit binary format) from the divisor latches of the baudrate generator during a read or write operation. When this bit is reset, the Receiver Buffer Register, the Transmitter Buffer Register, or the Interrupt Control Register can be accessed.
- Bit 6: SSE. A logical 1 forces the Serial Output (SOUT) to a silent state (a logical 0). Only IRTX is affected by this bit; the transmitter is not affected.
- Bit 5: PBFE. When PBE and PBFE of UCR are both set to a logical 1,
  - (1) if EPE is logical 1, the parity bit is fixed as logical 0 to transmit and check.
  - (2) if EPE is logical 0, the parity bit is fixed as logical 1 to transmit and check.

**UART Register Bit Map** 

	Bit Number									
Register A	Address Base		0	1	2	3	4	5	6	7
+ 0 BDLAB = 0	Receiver Buffer Register (Read Only)	RBR	RX Data Bit 0	RX Data Bit 1	RX Data Bit 2	RX Data Bit 3	RX Data Bit 4	RX Data Bit 5	RX Data Bit 6	RX Data Bit 7
+ 0 BDLAB = 0	Transmitter Buffer Register (Write Only)	TBR	TX Data Bit 0	TX Data Bit 1	TX Data Bit 2	TX Data Bit 3	TX Data Bit 4	TX Data Bit 5	TX Data Bit 6	TX Data Bit 7
+ 1 BDLAB = 0	Interrupt Control Register	ICR	RBR Data Ready Interrupt Enable (ERDRI)	TBR Empty Interrupt Enable (ETBREI)	USR Interrupt Enable (EUSRI)	HSR Interrupt Enable (EHSRI)	0	0	0	0
+ 2	Interrupt Status Register (Read Only)	ISR	"0" if Interrupt Pending	Interrupt Status Bit (0)	Interrupt Status Bit (1)	Interrupt Status Bit (2)**	0	0	FIFOs Enabled **	FIFOs Enabled **
+ 2	UART FIFO Control Register (Write Only)	UFR	FIFO Enable	RCVR FIFO Reset	XMIT FIFO Reset	DMA Mode Select	Reserved	Reversed	RX Interrupt Active Level (LSB)	RX Interrupt Active Level (MSB)
+ 3	UART Control Register		Data Length Select Bit 0 (DLS0)	Data Length Select Bit 1 (DLS1)	Multiple Stop Bits Enable (MSBE)	Parity Bit Enable (PBE)	Even Parity Enable (EPE)	Parity Bit Fixed Enable PBFE)	Set Silence Enable (SSE)	Baudrate Divisor Latch Access Bit (BDLAB)
+ 4	Handshake Control Register	HCR	Data Terminal Ready (DTR)	Request to Send (RTS)	Loopback RI Input	IRQ Enable	Internal Loopback Enable	0	0	0
+ 5	UART Status Register	USR	RBR Data Ready (RDR)	Overrun Error (OER)	Parity Bit Error (PBER)	No Stop Bit Error (NSER)	Silent Byte Detected (SBD)	TBR Empty (TBRE)	TSR Empty (TSRE)	RX FIFO Error Indication (RFEI) **
+ 6	Handshake Status Register	HSR	CTS Toggling (TCTS)	DSR Toggling (TDSR)	RI Falling Edge (FERI)	DCD Toggling (TDCD)	Clear to Send (CTS)	Data Set Ready (DSR)	Ring Indicator (RI)	Data Carrier Detect (DCD)
+ 7	User Defined Register	UDR	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
+ 0 BDLAB = 1	Baudrate Divisor Latch Low	BLL	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7

+ 1	Baudrate	BHL	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15
BDLAB = 1	Divisor Latch									
	High									

<sup>\*:</sup> Bit 0 is the least significant bit. The least significant bit is the first bit serially transmitted or received.

- Bit 4: EPE. This bit describes the number of logic 1's in the data word bits and parity bit only when bit 3 is programmed. When this bit is set, an even number of logic 1's are sent or checked. When the bit is reset, an odd number of logic 1's are sent or checked.
- Bit 3: PBE. When this bit is set, the position between the last data bit and the stop bit of the SOUT will be stuffed with the parity bit at the transmitter. For the receiver, the parity bit in the same position as the transmitter will be detected.
- Bit 2: MSBE. This bit defines the number of stop bits in each serial character that is transmitted or received.
  - (1) If MSBE is set to a logical 0, one stop bit is sent and checked.
  - (2) If MSBE is set to a logical 1, and data length is 5 bits, one and a half stop bits are sent and checked.
  - (3) If MSBE is set to a logical 1, and data length is 6, 7, or 8 bits, two stop bits are sent and checked.


Bits 0 and 1: DLS0, DLS1. These two bits define the number of data bits that are sent or checked in each serial character.

### WORD LENGTH DEFINITION

DLS1	DLS0	DATA LENGTH
0	0	5 bits
0	1	6 bits
1	0	7 bits
1	1	8 bits

# **UART Status Register (USR) (Read/Write)**

This 8-bit register provides information about the status of the data transfer during communication.




Bit 7: RFEI. In 16450 mode, this bit is always set to a logic 0. In 16550 mode, this bit is set to a logic 1 when there is at least one parity bit error, no stop bit error or silent byte detected in the FIFO. In 16550 mode, this bit is cleared by reading from the USR if there are no remaining errors left in the FIFO.

<sup>\*\*:</sup> These bits are always 0 in 16450 Mode.

- Bit 6: TSRE. In 16450 mode, when TBR and TSR are both empty, this bit will be set to a logical 1. In 16550 mode, if the transmit FIFO and TSR are both empty, it will be set to a logical 1. Other thanthese two cases, this bit will be reset to a logical 0.
- Bit 5: TBRE. In 16450 mode, when a data character is transferred from TBR to TSR, this bit will be set to a logical 1. If ETREI of ICR is a logical 1, an interrupt will be generated to notify the CPU to write the next data. In 16550 mode, this bit will be set to a logical 1 when the transmit FIFO is empty. It will be reset to a logical 0 when the CPU writes data into TBR or FIFO.
- Bit 4: SBD. This bit is set to a logical 1 to indicate that received data are kept in silent state for a full word time, including start bit, data bits, parity bit, and stop bits. In 16550 mode, it indicates the same condition for the data on top of the FIFO. When the CPU reads USR, it will clear this bit to a logical 0.
- Bit 3: NSER. This bit is set to a logical 1 to indicate that the received data have no stop bit. In 16550 mode, it indicates the same condition for the data on top of the FIFO. When the CPU reads USR, it will clear this bit to a logical 0.
- Bit 2: PBER. This bit is set to a logical 1 to indicate that the parity bit of received data is wrong. In 16550 mode, it indicates the same condition for the data on top of the FIFO. When the CPU reads USR, it will clear this bit to a logical 0.
- Bit 1: OER. This bit is set to a logical 1 to indicate received data have been overwritten by the next received data before they were read by the CPU. In 16550 mode, it indicates the same condition instead of FIFO full. When the CPU reads USR, it will clear this bit to a logical 0.
- Bit 0: RDR. This bit is set to a logical 1 to indicate received data are ready to be read by the CPU in the RBR or FIFO. After no data are left in the RBR or FIFO, the bit will be reset to a logical 0.

# Handshake Control Register (HCR) (Read/Write)

This register controls the pins of the UART used for handshaking peripherals such as modem, and controls the diagnostic mode of the UART.



- Bit 4: When this bit is set to a logical 1, the UART enters diagnostic mode by an internal loopback, as follows:
  - (1) SOUT is forced to logical 1, and SIN is isolated from the communication link instead of the TSR.
  - (2) Modem output pins are set to their inactive state.
  - (3) Modem input pins are isolated from the communication link and connect internally as DTR (bit 0 of HCR)  $\rightarrow$  nDSR, RTS (bit 1 of HCR)  $\rightarrow$  nCTS, Loopback RI input (bit 2 of HCR)  $\rightarrow$  nRI and IRQ enable (bit 3 of HCR)  $\rightarrow$  nDCD.


Aside from the above connections, the UART operates normally. This method allows the CPU to test the UART in a convenient way.

Bit 3: The UART interrupt output is enabled by setting this bit to a logic 1. In the diagnostic mode this bit is internally connected to the modem control input nDCD.

- Bit 2: This bit is used only in the diagnostic mode. In the diagnostic mode this bit is internally connected to the modem control input nRI.
- Bit 1: This bit controls the nRTS output. The value of this bit is inverted and output to nRTS.
- Bit 0: This bit controls the nDTR output. The value of this bit is inverted and output to nDTR.

# Handshake Status Register (HSR) (Read/Write)


This register reflects the current state of four input pins for handshake peripherals such as a modem and records changes on these pins.



- Bit 7: This bit is the opposite of the nDCD input. This bit is equivalent to bit 3 of HCR in loopback mode.
- Bit 6: This bit is the opposite of the nRI input. This bit is equivalent to bit 2 of HCR in loopback mode.
- Bit 5: This bit is the opposite of the nDSR input. This bit is equivalent to bit 0 of HCR in loopback mode.
- Bit 4: This bit is the opposite of the nCTS input. This bit is equivalent to bit 1 of HCR in loopback mode.
- Bit 3: TDCD. This bit indicates that the nDCD pin has changed state after HSR was read by the CPU.
- Bit 2: FERI. This bit indicates that the nRI pin has changed from low to high state after HSR was read by the CPU.
- Bit 1: TDSR. This bit indicates that the nDSR pin has changed state after HSR was read by the CPU.
- Bit 0: TCTS. This bit indicates that the nCTS pin has changed state after HSR was read.

# **UART FIFO Control Register (UFR) (Write only)**

This register is used to control the FIFO functions of the UART.



Bit 6, 7: These two bits are used to set the active level for the receiver FIFO interrupt. For example, if the interrupt active level is set as 4 bytes, once there are more than 4 data characters in the receiver FIFO, the interrupt will be activated to notify the CPU to read the data from the FIFO.

### FIFO TRIGGER LEVEL


BIT 7	BIT 6	RX FIFO INTERRUPT ACTIVE LEVEL (BYTES)
0	0	01
0	1	04
1	0	08
1	1	14

### Bit 4, 5: Reserved

- Bit 3: When this bit is programmed to logic 1, the DMA mode will change from mode 0 to mode 1 if UFR bit 0 = 1.
- Bit 2: Setting this bit to a logical 1 resets the TX FIFO counter logic to initial state. This bit will clear to a logical 0 by itself after being set to a logical 1.
- Bit 1: Setting this bit to a logical 1 resets the RX FIFO counter logic to initial state. This bit will clear to a logical 0 by itself after being set to a logical 1.
- Bit 0: This bit enables the 16550 (FIFO) mode of the UART. This bit should be set to a logical 1 before other bits of UFR are programmed.

# Interrupt Status Register (ISR) (Read only)

This register reflects the UART interrupt status, which is encoded by different interrupt sources into 3 bits.



- Bit 7, 6: These two bits are set to a logical 1 when UFR bit 0 = 1.
- Bit 5, 4: These two bits are always logic 0.
- Bit 3: In 16450 mode, this bit is 0. In 16550 mode, both bit 3 and 2 are set to a logical 1 when a time-out interrupt is pending.
- Bit 2, 1: These two bits identify the priority level of the pending interrupt, as shown in the table below.
- Bit 0: This bit is a logical 1 if there is no interrupt pending. If one of the interrupt sources has occurred, this bit will be set to a logical 0.


# INTERRUPT CONTROL FUNCTION

	IS	R			INTERRUPT SET AND FUNCTION				
BIT 3	BIT 2	BIT 1	BIT 0	INTERRUPT PRIORITY	INTERRUPT TYPE	INTERRUPT SOURCE	CLEAR INTERRUPT		
0	0	0	1	-	-	No Interrupt pending	-		
0	1	1	0	First	UART Receive Status	1. OER = 1 2. PBER = 1 3. NSER = 1 4. SBD = 1	Read USR		
0	1	0	0	Second	RBR Data Ready	RBR data ready     FIFO interrupt active level reached	Read RBR     Read RBR until FIFO data under active level		
1	1	0	0	Second	FIFO Data Timeout	Data present in RX FIFO for 4 characters period of time since last access of RX FIFO.	Read RBR		
0	0	1	0	Third	TBR Empty	TBR empty	Write data into TBR     Read ISR (if priority is third)		
0	0	0	0	Fourth	Handshake status	1. TCTS = 1 2. TDSR = 1 3. FERI = 1 4. TDCD = 1	Read HSR		

<sup>\*\*</sup> Bit 3 of ISR is enabled when bit 0 of UFR is logical 1.

# Interrupt Control Register (ICR) (Read/Write)

This 8-bit register allows the five types of controller interrupts to activate the interrupt output signal separately. The interrupt system can be totally disabled by resetting bits 0 through 3 of the Interrupt Control Register (ICR). A selected interrupt can be enabled by setting the appropriate bits of this register to a logical 1.



- Bit 7-4: These four bits are always logic 0.
- Bit 3: EHSRI. Setting this bit to a logical 1 enables the handshake status register interrupt.
- Bit 2: EUSRI. Setting this bit to a logical 1 enables the UART status register interrupt.
- Bit 1: ETBREI. Setting this bit to a logical 1 enables the TBR empty interrupt.
- Bit 0: ERDRI. Setting this bit to a logical 1 enables the RBR data ready interrupt.

# Programmable Baud Generator (BLL/BHL) (Read/Write)

Two 8-bit registers, BLL and BHL, compose a programmable baud generator that uses 24 MHz to generate a 1.8461 MHz frequency and divides it by a divisor from 1 to 2 -1. The output frequency of

the baud generator is the baud rate multiplied by 16, and this is the base frequency for the transmitter and receiver. The table in the next page illustrates the use of the baud generator with a frequency of 1.8461 MHz. In high-speed UART mode (refer to CR0C bit7 and CR0C bit6), the programmable baud generator directly uses 24 MHz and the same divisor as the normal speed divisor. In high-speed mode, the data transmission rate can be as high as 1.5Mbps.

# User-defined Register (UDR) (Read/Write)

This is a temporary register that can be accessed and defined by the user.

# **BAUD RATE TABLE**

		2,102		
	BA	UD RATE FROM	DIFFERENT PRE-DIVIDER	1
Pre-Div: 13	Pre-Div:1.625	Pre-Div: 1.0	Decimal divisor used to	Error Percentage between
1.8461MHz	14.769MHz	24MHz	generate 16X clock	desired and actual
50	400	650	2304	**
75	600	975	1536	**
110	880	1430	1047	0.18%
134.5	1076	1478.5	857	0.099%
150	1200	1950	768	**
300	2400	3900	384	**
600	4800	7800	192	**
1200	9600	15600	96	**
1800	14400	23400	64	**
2000	16000	26000	58	0.53%
2400	19200	31200	48	**
3600	28800	46800	32	**
4800	38400	62400	24	**
7200	57600	93600	16	**
9600	76800	124800	12	**
19200	153600	249600	6	**
38400	307200	499200	3	**
57600	460800	748800	2	**
115200	921600	1497600	1	**

<sup>\*\*</sup> The percentage error for all baud rates, except where indicated otherwise, is 0.16%. Note. Pre-Divisor is determined by CRF0 of UART A and B.

# **CIR RECEIVER PORT**

# **CIR Registers**

Bank0.Reg0 - Receiver Buffer Registers (RBR) (Read)
Receiver Buffer Register is read only. When the CIR pulse train has been detected and passed by the internal signal filter, the data samped and shifted into shifter register will write into Receiver Buffer Register. In the CIR, this port is only supports PIO mode and the address port is defined in the PnP.

# Bank0.Reg1 - Interrupt Control Register (ICR)

Power on default <7:0> = 00000000 binary

Bit	Name	Read/Write	Description		
7	EN_GLBI	Read/Write	Enable Global Interrupt. Write 1, enable interrupt. Write 0,		
			disable global interrupt.		
6-3	Reserved	-	Reserved		
2	EN_TMR_I	Read/Write	Enable Timer Interrupt.		
1	En_LSR_I	Read/Write	Enable Line-Status-Register interrupt.		
0	EN_RX_I	Read/Write	Receiver Thershold-Level Interrupt Enable.		

# Bank0.Reg2 - Interrupt Status Register (ISR)

Power on default <7:0> = 00000000 binary

Bit	Name	Read/Write	Description
7-3	Reserved		Reserved
2	TMR_I	Read Only	Timer Interrupt. Set to 1 when timer count to 0. This bit will be affected by (1) the timer registers are defined in Bank4.Reg0 and Bank1.Reg0~1, (2) EN_TMR(Enable Timer, in Bank0.Reg3.Bit2) should be set to 1, (3) ENTMR_I (Enable Timer Interrupt, in Bank0.Reg1.Bit2) should be set to 1.
1	LSR_I	Read Only	Line-Status-Register interrupt. Set to 1 when overrun, or parity bit, or stop bit, or silent byte detected error in the Line Status Register (LSR) sets to 1. Clear to 0 when LSR is read.
0	RXTH_I	Read Only	Receiver Thershold-Level Interrupt. Set to 1 when (1) the Receiver Buffer Register (RBR) is equal <i>or</i> larger than the threshold level, (2) RBR occurs time-out if the receiver buffer register has valid data and below the threshold level. Clear to 0 when RBR is less than threshold level from reading RBR.

# Bank0~3.Reg3 - CIR Control Register 0/Bank Select Register (CTR0/BSR) (BANK0~3) Power on default <7:0> = 00000000 binary

Bit	Name	Read/Write	Description
7-6	BNK_SEL<1:0>	Read/Write	Bank Select Register. These two bits are shared same address so that Bank Select Register (BSR) can be programmed to desired Bank in any Bank.  BNK_SEL<1:0> = 00 Select Bank 0.  BNK_SEL<1:0> = 01 Select Bank 1.  BNK_SEL<1:0> = Reserved.  BNK_SEL<1:0> = Reserved.
5-4	RXFTL1/0	Read/Write	Receiver FIFO Threshold Level. It is to determine the RXTH_I to become 1 when the Receiver FIFO Threshold Level is equal or larger than the defined value shown as follow.  RXFTL<1:0> = 00 1 byte  RXFTL<1:0> = 01 4 bytes  RXFTL<1:0> = 10 8 bytes  RXFTL<1:0> = 11 14 bytes
3	TMR_TST	Read/Write	Timer Test. Write to 1, then reading the TMRL/TMRH will return the programmed values of TMRL/TMRH, that is, does not return down count counter value. This bit is for test timer register.
2	EN_TMR	Read/Write	Enable timer. Write to 1, enable the timer
1	RXF_RST	Read/Write	Setting this bit to a logical 1 resets the RX FIFO counter logic to initial state. This bit will clear to a logical 0 by itself after being set to a logical 1.
0	TMR_CLK	Read/Write	Timer input clock. SMSC test register

# Bank0.Reg4 - CIR Control Register (CTR) Power on default <7:0> = 0010,1001 binary

Bit	Name	Read/Write	Description
7-5	RX_FR<2:0>	Read/Write	Receiver Frequency Range 2~0. These bits select the input frequency of the receiver ranges. For the input signal, that is through a band pass filter, i.e., the frequency of the input signal is located at this defined range then the signal will be received.
4-0	RX_FSL<4:0>	Read/Write	Receiver Frequency Select 4~0. Select the receiver operation frequency.

Low Frequency Range Select of Receiver.

			RX_FR2~0 (Lo	w Frequency)			
	001		0.	10	01	011	
RX_FSL4~0	Min.	Max.	Min.	Max.	Min.	Max.	
00010	26.1	29.6	24.7	31.7	23.4	34.2	
00011	28.2	32.0	26.7	34.3	25.3	36.9	
00100	29.4	33.3	27.8	35.7	26.3	38.4	
00101	30.0	34.0	28.4	36.5	26.9	39.3	
00110	31.4	35.6	29.6	38.1	28.1	41.0	
00111	32.1	36.4	30.3	39.0	28.7	42.0	
01000	32.8	37.2	31.0	39.8	29.4	42.9	
01001	33.6*	38.1*	31.7	40.8	30.1	44.0	
01011	34.4	39.0	32.5	41.8	30.8	45.0	
01100	36.2	41.0	34.2	44.0	32.4	47.3	
01101	37.2	42.1	35.1	45.1	33.2	48.6	
01111	38.2	43.2	36.0	46.3	34.1	49.9	
10000	40.3	45.7	38.1	49.0	36.1	52.7	
10010	41.5	47.1	39.2	50.4	37.2	54.3	
10011	42.8	48.5	40.4	51.9	38.3	56.0	
10101	44.1	50.0	41.7	53.6	39.5	57.7	
10111	45.5	51.6	43.0	55.3	40.7	59.6	
11010	48.7	55.2	46.0	59.1	43.6	63.7	
11011	50.4	57.1	47.6	61.2	45.1	65.9	
11101	54.3	61.5	51.3	65.9	48.6	71.0	

Note that the other non-defined values are reserved.

# **Bank0.Reg5 - UART Line Status Register (USR)**Power on default <7:0> = 0000,0000 binary

Bit	Name	Read/Write	Description
7-3	Reserved	-	-
2	RX_TO	Read/Write	Set to 1 when receiver FIFO or frame status FIFO occurs time- out. Read this bit will be cleared.
1	OV_ERR	Read/Write	Received FIFO overrun. Read to clear.
0	RDR	Read/Write	This bit is set to a logical 1 to indicate received data are ready to be read by the CPU in the RBR or FIFO. After no data are left in the RBR or FIFO, the bit will be reset to a logical 0.

# Bank0.Reg6 - Remote Infrared Config Register (RIR\_CFG) Power on default <7:0> = 0000,0000 binary

Bit	Name	Read/Write	Description			
7-6	SMPSEL<1:0>	Read/Write	Sampling Mode Select. Select internal decoder methodology from the internal filter. Selected decoder mode will determine the receive data format. The sampling mode is shown as bellow:  SMPSEL<1:0> = 00 T-Period Sample Mode.  SMPSEL<1:0> = 01 Over-Sampling Mode.  SMPSEL<1:0> = 10 Over-Sampling with re-sync.  SMPSEL<1:0> = 11 FIFO Test Mode.			
			The T-period code format is defined as follows.  (Number of bits) - 1			
			, ,			
			B7 B6 B5 B4 B3 B2 B1 B0			
			Bit value			
			The Bit value is set to 0, then the high pulse will be received. The Bit value is set to 1, then no energy will be received. The opposite results will be generated when the bit RXINV (Bank0.Reg6.Bit0) is set to 1.			
5-4	LP_SL<1:0>	Read/Write	Low pass filter source selcetion.  LP_SL<1:0> = 00 Select raw IRRX signal.  LP_SL<1:0> = 01 Select R.B.P. signal  LP_SL<1:0> = 10 Select D.B.P. signal.  LP_SL<1:0> = 11 Reserved.			
3-2	RXDMSL<1:0>	Read/Write	Receiver Demodulation Source Selection.  RXDMSL<1:0> = 00 select B.P. and L.P. filter.  RXDMSL<1:0> = 01 select B.P. but not L.P.  RXDMSL<1:0> = 10 Reserved.  RXDMSL<1:0> = 11 do not pass demodulation.			
1	PRE_DIV	Read/Write	Baud Rate Pre-divisor. Set to 1, the baud rate generator input clock is set to 1.8432M Hz which is set to pre-divisor into 13. When set to 0, the pre-divisor is set to 1, that is, the input clock of baud rate generator is set to 24M Hz.			
0	RXINV	Read/Write	Receiving Signal Invert. Write to 1, Invert the receiving signal.			

# Bank0.Reg7 - User Defined Register (UDR/AUDR) Power on default <7:0> = 0000,0000 binary

Bit	Name	Read/Write	Description
7	RXACT	Read/Write	Receive Active. Set to 1 whenever a pulse or pulse-train is detected by the receiver. If a 1 is written into the bit position, the bit is cleared and the receiver is de-actived. When this bit is set, the receiver samples the IR input continuously at the programmed baud rate and transfers the data to the receiver FIFO.
6	RX_PD	Read Only	Set to 1 whenever a pulse or pulse-train (modulated pulse) is detected by the receiver. Can be used by the sofware to detect idle condition Cleared Upon Read.
5	Reserved	-	-
4-0	FOLVAL	Read Only	FIFO Level Value. Indicate that how many bytes are there in the current received FIFO. Can read these bits then get the FIFO level value and successively read RBR by the prior value.

# Bank1.Reg0~1 - Baud Rate Divisor Latch (BLL/BHL)

The two registers of BLL and BHL are baud rate divisor latch in the legacy UART/SIR/ASK-IR mode. Read/Write these registers, if set in Advanced UART mode, will occur backward operation, that is, will go to legacy UART mode and clear some register values shown table as follows.

# **BAUD RATE TABLE**

BAUD	BAUD RATE USING 24 MHZ TO GENERATE 1.8461 MHZ							
Desired Baud Rate	Decimal Divisor Used to Generate 16x Clock	Percent Error Difference Between Desired and Actual						
50	2304	**						
75	1536	**						
110	1047	0.18%						
134.5	857	0.099%						
150	768	**						
300	384	**						
600	192	**						
1200	96	**						
1800	64	**						
2000	58	0.53%						
2400	48	**						
3600	32	**						
4800	24	**						
7200	16	**						
9600	12	**						
19200	6	**						
38400	3	**						
57600	2	**						
115200	1	**						
1.5M	1 (Note 1)	0%						

Note 1: Only use in high speed mode, when Bank0.Reg6.Bit7 is set.

<sup>\*\*</sup> The percentage error for all baud rates, except where indicated otherwise, is 0.16%

# Bank1.Reg2 - Version ID Regiister I (VID)

Power on default <7:0> = 0001,0000 binary

Bit	Name	Read/Write	Description
7-0	VID	Read Only	Version ID, default is set to 0x10.

# Bank0~3.Reg3 - CIR Control Register 0/Bank Select Register (CTR0/BSR) (BANK0~3) This register is defined same as in Bank0.Reg3.

# Bank1.Reg4 - Timer Low Byte Register (TMRL) Power on default <7:0> = 0000,0000 binary

Bit	Name	Read/Write	Description
7-0	TMRL	Read/Write	Timer Low Byte Register. This is a 12-bit timer (another 4-bit is defined in Bank1.Reg5) which resolution is 1 ms, that is, the programmed maximum time is 2 12-1 ms. The timer is a down-counter. The timer start down count when the bit EN_TMR (Enable Timer) of Bank0.Reg2. is set to 1. When the timer down count to zero and EN_TMR=1, the TMR_I is set to 1. When the counter down count to zero, a new initial value will be re-loaded into timer counter.

# Bank1.Reg5 - Timer High Byte Register (TMRH) Power on default <7:0> = 0000,0000 binary

Bit	Name	Read/Write	Description
7-4	Reserved		Reserved.
3-0	TMRH	Read/Write	Timer High Byte Register. See Bank1.Reg4.

# **PARALLEL PORT**

# **Printer Interface Logic**

The parallel port of the LPC61W492 makes possible the attachment of various devices that accept eight bits of parallel data at standard TTL level. The LPC61W492 supports an IBM XT/AT compatible parallel port (SPP), bi-directional parallel port (BPP), Enhanced Parallel Port (EPP), Extended Capabilities Parallel Port (ECP), Extension FDD mode (EXTFDD), Extension 2FDD mode (EXT2FDD) on the parallel port. Refer to the configuration registers for more information on disabling, power-down, and on selecting the mode of operation.

The following table shows the pin definitions for different modes of the parallel port.

# PARALLEL PORT CONNECTOR AND PIN DEFINITIONS

HOST	PIN NUMBER OF	PIN			
CONNECTOR	LPC61W492	ATTRIBUTE	SPP	EPP	ECP
1	36	0	nSTB	nWrite	nSTB, HostClk <sup>2</sup>
2-9	31-26, 24-23	I/O	PD<0:7>	PD<0:7>	PD<0:7>
10	22	I	nACK	Intr	nACK, PeriphClk <sup>2</sup>
11	21	I	BUSY	nWait	BUSY, PeriphAck <sup>2</sup>
12	19	I	PE	PE	PEerror, nAckReverse <sup>2</sup>
13	18	I	SLCT	Select	SLCT, Xflag <sup>2</sup>
14	35	0	nAFD	nDStrb	nAFD, HostAck <sup>2</sup>
15	34	I	nERR	nError	nFault <sup>1</sup> , nPeriphRequest <sup>2</sup>
16	33	0	nINIT	nInit	nINIT <sup>1</sup> , nReverseRqst <sup>2</sup>
17	32	0	nSLIN	nAStrb	nSLIN <sup>1</sup> , ECPMode <sup>2</sup>

Notes:

n<name > : Active Low 1. Compatible Mode

- 2. High Speed Mode
- 3. For more information, refer to the IEEE 1284 standard.

# PARALLEL PORT CONNECTOR AND PIN DEFINITIONS

HOST CONNECTOR	PIN NUMBER OF LPC61W492	PIN ATTRIBUTE	SPP	PIN ATTRIBUT	EXT2FDD	PIN ATTRIBUTE	EXTFDD
				E			
1	36	0	nSTB				
2	31	I/O	PD0		nINDEX2		nINDEX2
3	30	I/O	PD1	1	nTRAK02	1	nTRAK02
4	29	I/O	PD2	I	nWP2	I	nWP2
5	28	I/O	PD3	1	nRDATA2	1	nRDATA2
6	27	I/O	PD4	I	nDSKCHG2	l	nDSKCHG2
7	26	I/O	PD5				
8	24	I/O	PD6	OD	nMOA2		
9	23	I/O	PD7	OD	nDSA2		
10	22	l	nACK	OD	nDSB2	OD	nDSB2
11	21	I	BUSY	OD	nMOB2	OD	nMOB2
12	19	l	PE	OD	nWD2	OD	nWD2
13	18	I	SLCT	OD	nWE2	OD	nWE2
14	35	0	nAFD	OD	nRWC2	OD	nRWC2
15	34	I	nERR	OD	nHEAD2	OD	nHEAD2
16	33	0	nINIT	OD	nDIR2	OD	nDIR2
17	32	0	nSLI N	OD	nSTEP2	OD	nSTEP2

# **Enhanced Parallel Port (EPP)**

# PRINTER MODE AND EPP REGISTER ADDRESS

A2	A1	A0	REGISTER	NOTE
0	0	0	Data port (R/W)	1
0	0	1	Printer status buffer (Read)	1
0	1	0	Printer control latch (Write)	1
0	1	0	Printer control swapper (Read)	1
0	1	1	EPP address port (R/W)	2
1	0	0	EPP data port 0 (R/W)	2
1	0	1	EPP data port 1 (R/W)	2
1	1	0	EPP data port 2 (R/W)	2
1	1	1	EPP data port 2 (R/W)	2

# Notes:


- 1. These registers are available in all modes.
- 2. These registers are available only in EPP mode.

# **Data Swapper**

The system microprocessor can read the contents of the printer's data latch by reading the data swapper.

# **Printer Status Buffer**


The system microprocessor can read the printer status by reading the address of the printer status buffer. The bit definitions are as follows:



- Bit 7: This signal is active during data entry, when the printer is off-line during printing, when the print head is changing position, or during an error state. When this signal is active, the printer is busy and cannot accept data.
- Bit 6: This bit represents the current state of the printer's nACK signal. A 0 means the printer has received a character and is ready to accept another. Normally, this signal will be active for approximately 5 microseconds before BUSY# stops.
- Bit 5: Logical 1 means the printer has detected the end of paper.
- Bit 4: Logical 1 means the printer is selected.
- Bit 3: Logical 0 means the printer has encountered an error condition.
- Bit 1, 2. These two bits are not implemented and are logic one during a read of the status register.
- Bit 0: This bit is valid in EPP mode only. It indicates that a 10 μS time-out has occurred on the EPP bus. A logic 0 means that no time-out error has occurred; a logic 1 means that a time-out error has been detected. Writing a logic 1 to this bit will clear the time-out status bit; writing a logic 0 has no effect.

# **Printer Control Latch and Printer Control Swapper**

The system microprocessor can read the contents of the printer control latch by reading the printer control swapper. Bit definitions are as follows:



- Bit 7, 6: These two bits are a logic one during a read. They can be written.
- Bit 5: Direction control bit


When this bit is a logic 1, the parallel port is in input mode (read); when it is a logic 0, the parallel port is in output mode (write). This bit can be read and written. In SPP mode, this bit is invalid and fixed at zero.

- Bit 4: A 1 in this position allows an interrupt to occur when nACK changes from low to high.
- Bit 3: A 1 in this bit position selects the printer.
- Bit 2: A 0 starts the printer (50 microsecond pulse, minimum).
- Bit 1: A 1 causes the printer to line-feed after a line is printed.

Bit 0: A 0.5 microsecond minimum high active pulse clocks data into the printer. Valid data must be present for a minimum of 0.5 microseconds before and after the strobe pulse.

# **EPP Address Port**

The address port is available only in EPP mode. Bit definitions are as follows:




The contents of DB0-DB7 are buffered (non-inverting) and output to ports PD0-PD7 during a write operation. The leading edge of nIOW causes an EPP address write cycle to be performed, and the trailing edge of nIOW latches the data for the duration of the EPP write cycle.

PD0-PD7 ports are read during a read operation. The leading edge of nIOR causes an EPP address read cycle to be performed and the data to be output to the host CPU.

# **EPP Data Port 0-3**

These four registers are available only in EPP mode. Bit definitions of each data port are as follows:



When accesses are made to any EPP data port, the contents of DB0-DB7 are buffered (non-inverting) and output to the ports PD0-PD7 during a write operation. The leading edge of nIOW causes an EPP data write cycle to be performed, and the trailing edge of nIOW latches the data for the duration of the EPP write cycle.

During a read operation, ports PD0-PD7 are read, and the leading edge of nIOR causes an EPP read cycle to be performed and the data to be output to the host CPU.

Bit Map of Parallel Port and EPP Registers

21. map of talanti of tala 21. Registere								
REGISTER	7	6	5	4	3	2	1	0
Data Port (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Status Buffer (Read)	nBUSY	nACK	PE	SLCT	nERROR	1	1	TMOUT
Control Swapper	1	1	1	IRQEN	SLIN	nINIT	nAUTOFD	nSTROBE
(Read)								
Control Latch (Write)	1	1	DIR	IRQ	SLIN	nINIT	nAUTOFD	nSTROBE
EPP Address Port	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
R/W)								
EPP Data Port 0	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
(R/W)								
EPP Data Port 1	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
(R/W)								
EPP Data Port 2	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
(R/W)								
EPP Data Port 3	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
(R/W)								

**EPP Pin Descriptions** 

LEF FIII DE	scriptions	
EPP NAME	TYPE	EPP DESCRIPTION
nWrite	0	Denotes an address or data read or write operation.
PD<0:7>	I/O	Bi-directional EPP address and data bus.
Intr	ı	Used by peripheral device to interrupt the host.
nWait	I	Inactive to acknowledge that data transfer is completed. Active to indicate that the device is ready for the next transfer.
PE	ı	Paper end; same as SPP mode.
Select	ı	Printer selected status; same as SPP mode.
nDStrb	0	This signal is active low. It denotes a data read or write operation.
nError	ı	Error; same as SPP mode.
nInits	0	This signal is active low. When it is active, the EPP device is reset to its initial operating mode.
nAStrb	0	This signal is active low. It denotes an address read or write operation.

# **EPP Operation**

When the EPP mode is selected in the configuration register, the standard and bi-directional modes are also available. The PDx bus is in the standard or bi-directional mode when no EPP read, write, or address cycle is currently being executed. In this condition all output signals are set by the SPP Control Port and the direction is controlled by DIR of the Control Port.

A watchdog timer is required to prevent system lockup. The timer indicates that more than 10  $\mu$ S have elapsed from the start of the EPP cycle to the time nWAIT is deasserted. The current EPP cycle is aborted when a time-out occurs. The time-out condition is indicated in Status bit 0.

# **EPP Operation**

The EPP operates on a two-phase cycle. First, the host selects the register within the device for subsequent operations. Second, the host performs a series of read and/or write byte operations to the selected register. Four operations are supported on the EPP: Address Write, Data Write, Address Read, and Data Read. All operations on the EPP device are performed asynchronously.

# EPP Version 1.9 Operation

The EPP read/write operation can be completed under the following conditions:

- a. If the nWait is active low, when the read cycle (nWrite inactive high, nDStrb/nAStrb active low) or write cycle (nWrite active low, nDStrb/nAStrb active low) starts, the read/write cycle proceeds normally and will be completed when nWait goes inactive high.
- b. If nWait is inactive high, the read/write cycle will not start. It must wait until nWait changes to active low, at which time it will start as described above.

# **EPP Version 1.7 Operation**

The EPP read/write cycle can start without checking whether nWait is active or inactive. Once the read/write cycle starts, however, it will not terminate until nWait changes from active low to inactive high.

# **Extended Capabilities Parallel (ECP) Port**

This port is software and hardware compatible with existing parallel ports, so it may be used as a standard printer mode if ECP is not required. It provides an automatic high burst-bandwidth channel that supports DMA for ECP in both the forward (host to peripheral) and reverse (peripheral to host) directions.

Small FIFOs are used in both forward and reverse directions to improve the maximum bandwidth requirement. The size of the FIFO is 16 bytes. The ECP port supports an automatic handshake for the standard parallel port to improve compatibility mode transfer speed.

The ECP port supports run-length-encoded (RLE) decompression (required) in hardware. Compression is accomplished by counting identical bytes and transmitting an RLE byte that indicates how many times the next byte is to be repeated. Hardware support for compression is optional.

For more information about the ECP Protocol, refer to the Extended Capabilities Port Protocol and ISA Interface Standard.

**ECP Register and Mode Definitions** 

or register and mode benintions								
NAME	ADDRESS	I/O	ECP MODES	FUNCTION				
data	Base+000h	R/W	000-001	Data Register				
ecpAFifo	Base+000h	R/W	011	ECP FIFO (Address)				
dsr	Base+001h	R	All	Status Register				
dcr	Base+002h	R/W	All	Control Register				
cFifo	Base+400h	R/W	010	Parallel Port Data FIFO				
ecpDFifo	Base+400h	R/W	011	ECP FIFO (DATA)				
tFifo	Base+400h	R/W	110	Test FIFO				
cnfgA	Base+400h	R	111	Configuration Register A				
cnfgB	Base+401h	R/W	111	Configuration Register B				
ecr	Base+402h	R/W	All	Extended Control Register				

Note: The base addresses are specified by CR23, which are determined by configuration register or hardware setting.


MODE	DESCRIPTION			
000	SPP mode			
001	PS/2 Parallel Port mode			
010	Parallel Port Data FIFO mode			
011	ECP Parallel Port mode			
100	EPP mode (If this option is enabled in the CR9 and CR0 to select ECP/EPP mode)			
101	Reserved			
110	Test mode			
111	Configuration mode			

Note: The mode selection bits are bit 7-5 of the Extended Control Register.

# Data and ecpAFifo Port


Modes 000 (SPP) and 001 (PS/2) (Data Port)

During a write operation, the Data Register latches the contents of the data bus on the rising edge of the input. The contents of this register are output to the PD0-PD7 ports. During a read operation, ports PD0-PD7 are read and output to the host. The bit definitions are as follows:




# Mode 011 (ECP FIFO-Address/RLE)

A data byte written to this address is placed in the FIFO and tagged as an ECP Address/RLE. The hardware at the ECP port transmits this byte to the peripheral automatically. The operation of this register is defined only for the forward direction. The bit definitions are as follows:



# **Device Status Register (DSR)**


These bits are at low level during a read of the Printer Status Register. The bits of this status register are defined as follows:



- Bit 7: This bit reflects the complement of the Busy input.
- Bit 6: This bit reflects the nAck input.
- Bit 5: This bit reflects the PError input.
- Bit 4: This bit reflects the Select input.
- Bit 3: This bit reflects the nFault input.
- Bit 2-0: These three bits are not implemented and are always logic one during a read.

# **Device Control Register (DCR)**

The bit definitions are as follows:



- Bit 6, 7: These two bits are logic one during a read and cannot be written.
- Bit 5: This bit has no effect and the direction is always out if mode = 000 or mode = 010. Direction is valid in all other modes.
  - 0 the parallel port is in output mode.
  - 1 the parallel port is in input mode.
- Bit 4: Interrupt request enable. When this bit is set to a high level, it may be used to enable interrupt requests from the parallel port to the CPU due to a low to high transition on the nACK input.
- Bit 3: This bit is inverted and output to the nSLIN output.
  - 0 The printer is not selected.
  - The printer is selected.
- Bit 2: This bit is output to the nINIT output.
- Bit 1: This bit is inverted and output to the nAFD output.
- Bit 0: This bit is inverted and output to the nSTB output.

# cFifo (Parallel Port Data FIFO) Mode = 010

This mode is defined only for the forward direction. The standard parallel port protocol is used by a hardware handshake to the peripheral to transmit bytes written or DMAed from the system to this FIFO. Transfers to the FIFO are byte aligned.

# ecpDFifo (ECP Data FIFO) Mode = 011

When the direction bit is 0, bytes written or DMAed from the system to this FIFO are transmitted by a hardware handshake to the peripheral using the ECP parallel port protocol. Transfers to the FIFO are byte aligned. When the direction bit is 1, data bytes from the peripheral are read under automatic hardware handshake from ECP into this FIFO. Reads or DMAs from the FIFO will return bytes of ECP data to the system.

# tFifo (Test FIFO Mode) Mode = 110


Data bytes may be read, written, or DMAed to or from the system to this FIFO in any direction. Data in the tFIFO will not be transmitted to the parallel port lines. However, data in the tFIFO may be displayed on the parallel port data lines.

# cnfgA (Configuration Register A) Mode = 111

This register is a read-only register. When it is read, 10H is returned. This indicates to the system that this is an 8-bit implementation.

# cnfgB (Configuration Register B) Mode = 111

The bit definitions are as follows:



- Bit 7: This bit is read-only. It is at low level during a read. This means that this chip does not support hardware RLE compression.
- Bit 6: Returns the value on the ISA IRQ line to determine possible conflicts.


# Bit 5-3: Reflect the IRQ resource assigned for ECP port.

cnfgB[5:3]	IRQ resource
000	reflect other IRQ resources selected by PnP register (default)
001	IRQ7
010	IRQ9
011	IRQ10
100	IRQ11
101	IRQ14
110	IRQ15
111	IRQ5

Bit 2-0: These five bits are at high level during a read and can be written.

# ecr (Extended Control Register) Mode = all

This register controls the extended ECP parallel port functions. The bit definitions are follows:



Bit 7-5: These bits are read/write and select the mode.

- OOO Standard Parallel Port mode. The FIFO is reset in this mode.
- O01 PS/2 Parallel Port mode. This is the same as 000 except that direction may be used to tristate the data lines and reading the data register returns the value on the data lines and not the value in the data register.
- O10 Parallel Port FIFO mode. This is the same as 000 except that bytes are written or DMAed to the FIFO. FIFO data are automatically transmitted using the standard parallel port protocol. This mode is useful only when direction is 0.
- O11 ECP Parallel Port Mode. When the direction is 0 (forward direction), bytes placed into the ecpDFifo and bytes written to the ecpAFifo are placed in a single FIFO and auto transmitted to the peripheral using ECP Protocol. When the direction is 1 (reverse direction), bytes are moved from the ECP parallel port and packed into bytes in the ecpDFifo.
- 100 Selects EPP Mode. In this mode, EPP is activated if the EPP mode is selected.
- 101 Reserved.
- Test Mode. The FIFO may be written and read in this mode, but the data will not be transmitted on the parallel port.
- 111 Configuration Mode. The confgA and confgB registers are accessible at 0x400 and 0x401 in this mode.

# Bit 4: Read/Write (Valid only in ECP Mode)

- 1 Disables the interrupt generated on the asserting edge of nFault.
- O Enables an interrupt pulse on the high to low edge of nFault. If nFault is asserted (interrupt) an interrupt will be generated and this bit is written from a 1 to 0.

# Bit 3: Read/Write

- 1 Enables DMA.
- 0 Disables DMA unconditionally.

# Bit 2: Read/Write

- Disables DMA and all of the service interrupts.
- O Enables one of the following cases of interrupts. When one of the service interrupts has occurred, the serviceIntr bit is set to a 1 by hardware. This bit must be reset to 0 to re-enable the interrupts. Writing a 1 to this bit will not cause an interrupt.
  - (a) dmaEn = 1: During DMA this bit is set to a 1 when terminal count is reached.
  - (b) dmaEn = 0 direction = 0: This bit is set to 1 whenever there are writeIntr Threshold or more bytes free in the FIFO.
  - (c) dmaEn = 0 direction = 1: This bit is set to 1 whenever there are readIntr Threshold or more valid bytes to be read from the FIFO.

# Bit 1: Read only

1

- 0 The FIFO has at least 1 free byte.
  - The FIFO cannot accept another byte or the FIFO is completely full.

# Bit 0: Read only

- 0 The FIFO contains at least 1 byte of data.
- 1 The FIFO is completely empty.

# Bit Map of ECP Port Registers

	D7	D6	D5	D4	D3	D2	D1	D0	NOTE
data	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	
ecpAFifo	Addr/RLE	Address or F	RLE field						2
dsr	nBusy	nAck	PError	Select	nFault	1	1	1	1
dcr	1	1	Directio	ackIntEn	SelectIn	nInit	autofd	strobe	1
cFifo	Parallel Port Data FIFO							2	
ecpDFifo	ECP Data FIFO						2		
tFifo	Test FIFO						2		
cnfgA	0	0	0	1	0	0	0	0	
cnfgB	compress	intrValue	1	1	1	1	1	1	
ecr	MODE nErrIntrEn dmaEn serviceIntr full empty								

# Notes:

- 1. These registers are available in all modes.
- 2. All FIFOs use one common 16-byte FIFO.

# **ECP Pin Descriptions**

NAME	TYPE	DESCRIPTION
nStrobe (HostClk)	0	The nStrobe registers data or address into the slave on the asserting edge during write operations. This signal handshakes with Busy.
PD<7:0>	I/O	These signals contains address or data or RLE data.
nAck (PeriphClk)	I	This signal indicates valid data driven by the peripheral when asserted. This signal handshakes with nAutoFd in reverse.
Busy (PeriphAck)	I	This signal deasserts to indicate that the peripheral can accept data. It indicates whether the data lines contain ECP command information or data in the reverse direction. When in reverse direction, normal data are transferred when Busy (PeriphAck) is high and an 8-bit command is transferred when it is low.
PError (nAckReverse)	I	This signal is used to acknowledge a change in the direction of the transfer (asserted = forward). The peripheral drives this signal low to acknowledge nReverseRequest. The host relies upon nAckReverse to determine when it is permitted to drive the data bus.
Select (Xflag)	ı	Indicates printer on line.
nAutoFd (HostAck)	0	Requests a byte of data from the peripheral when it is asserted. This signal indicates whether the data lines contain ECP address or data in the forward direction. When in forward direction, normal data are transferred when nAutoFd (HostAck) is high and an 8-bit command is transferred when it is low.
nFault (nPeriphRequest)	I	Generates an error interrupt when it is asserted. This signal is valid only in the forward direction. The peripheral is permitted (but not required) to drive this pin low to request a reverse transfer during ECP Mode.
nInit (nReverseRequest)	0	This signal sets the transfer direction (asserted = reverse, deasserted = forward). This pin is driven low to place the channel in the reverse direction.
nSelectIn (ECPMode)	0	This signal is always deasserted in ECP mode.

#### **ECP Operation**

The host must negotiate on the parallel port to determine if the peripheral supports the ECP protocol before ECP operation. After negotiation, it is necessary to initialize some of the port bits. The following are required:

- (a) Set direction = 0, enabling the drivers.
- (b) Set strobe = 0, causing the nStrobe signal to default to the deasserted state.
- (c) Set autoFd = 0, causing the nAutoFd signal to default to the deasserted state.
- (d) Set mode = 011 (ECP Mode)

ECP address/RLE bytes or data bytes may be sent automatically by writing the ecpAFifo or ecpDFifo, respectively.

## Mode Switching

Software will execute P1284 negotiation and all operation prior to a data transfer phase under programmed I/O control (mode 000 or 001). Hardware provides an automatic control line handshake, moving data between the FIFO and the ECP port only in the data transfer phase (mode 011 or 010). If the port is in mode 000 or 001 it may switch to any other mode. If the port is not in mode 000 or 001 it can only be switched into mode 000 or 001. The direction can be changed only in mode 001.

When in extended forward mode, the software should wait for the FIFO to be empty before switching back to mode 000 or 001. In ECP reverse mode the software waits for all the data to be read from the FIFO before changing back to mode 000 or 001.

#### Command/Data

ECP mode allows the transfer of normal 8-bit data or 8-bit commands. In the forward direction, normal data are transferred when HostAck is high and an 8-bit command is transferred when HostAck is low. The most significant bits of the command indicate whether it is a run-length count (for compression) or a channel address.

In the reverse direction, normal data are transferred when PeriphAck is high and an 8-bit command is transferred when PeriphAck is low. The most significant bit of the command is always zero.

#### Data Compression

The LPC61W492 supports run length encoded (RLE) decompression in hardware and can transfer compressed data to a peripheral. Note that the odd (RLE) compression in hardware is not supported. In order to transfer data in ECP mode, the compression count is written to the ecpAFifo and the data byte is written to the ecpDFifo.

#### **FIFO Operation**

The FIFO threshold is set in configuration register 5. All data transfers to or from the parallel port can proceed in DMA or Programmed I/O (non-DMA) mode, as indicated by the selected mode. The FIFO is used by selecting the Parallel Port FIFO mode or ECP Parallel Port Mode. After a reset, the FIFO is disabled.

#### **DMA Transfers**

DMA transfers are always to or from the ecpDFifo, tFifo, or CFifo. The DMA uses the standard PC DMA services. The ECP requests DMA transfers from the host by activating the PDRQ pin. The DMA will empty or fill the FIFO using the appropriate direction and mode. When the terminal count in the DMA controller is reached, an interrupt is generated and serviceIntr is asserted, which will disable the DMA.

## Programmed I/O (NON-DMA) Mode

The ECP or parallel port FIFOs can also be operated using interrupt driven programmed I/O. Programmed I/O transfers are to the ecpDFifo at 400H and ecpAFifo at 000H or from the ecpDFifo located at 400H, or to/from the tFifo at 400H. The host must set the direction, state, dmaEn = 0 and

serviceIntr = 0 in the programmed I/O transfers. The ECP requests programmed I/O transfers from the host by activating the IRQ pin. The programmed I/O will empty or fill the FIFO using the appropriate direction and mode.

#### **Extension FDD Mode (EXTFDD)**

In this mode, the LPC61W492 changes the printer interface pins to FDC input/output pins, allowing the user to install a second floppy disk drive (FDD B) through the DB-25 printer connector.

After the printer interface is set to EXTFDD mode, the following occur:

- (1) Pins nMOB and nDSB will be forced to inactive state.
- (2) Pins nDSKCHG, nRDATA, nWP, nTRAK0, nINDEX will be logically ORed with pins PD4-PD0 to serve as input signals to the FDC.
- (3) Pins PD4-PD0 each will have an internal resistor of about 1K ohm to serve as pull-up resistor for FDD open drain/collector output.
- (4) If the parallel port is set to EXTFDD mode after the system has booted DOS or another operating system, a warm reset is needed to enable the system to recognize the extension floppy drive.


# Extension 2FDD Mode (EXT2FDD)

In this mode, the LPC61W492 changes the printer interface pins to FDC input/output pins, allowing the user to install two external floppy disk drives through the DB-25 printer connector to replace internal floppy disk drives A and B. The pin assignments for the FDC input/output pins are shown in Table6-1. After the printer interface is set to EXTFDD mode, the following occur:

- (1) Pins nMOA, nDSA, nMOB, and nDSB will be forced to inactive state.
- (2) Pins nDSKCHG, nRDATA, nWP, nTRAK0, and nINDEX will be logically ORed with pins PD4-PD0 to serve as input signals to the FDC.
- (3) Pins PD4-PD0 each will have an internal resistor of about 1K ohm to serve as pull-up resistor for FDD open drain/collector output.
- (4) If the parallel port is set to EXT2FDD mode after the system has booted DOS or another operating system, a warm reset is needed to enable the system to recognize the extension floppy drive.

#### **KEYBOARD CONTROLLER**

The KBC (8042 with licensed KB BIOS) circuit of LPC61W492 is designed to provide the functions needed to interface a CPU with a keyboard and/or a PS/2 mouse, and can be used with IBM®-compatible personal computers or PS/2-based systems. The controller receives serial data from the keyboard or PS/2 mouse, checks the parity of the data, and presents the data to the system as a byte of data in its output buffer. Then, The controller will asserts an interrupt to the system when data are placed in its output buffer. The keyboard and PS/2 mouse are required to acknowledge all data transmissions. No transmission should be sent to the keyboard or PS/2 mouse until an acknowledge is received for the previous data byte.



#### **Output Buffer**

The output buffer is an 8-bit read-only register at I/O address 60H (Default, PnP programmable I/O address LD5-CR60 and LD5-CR61). The keyboard controller uses the output buffer to send the scan code received from the keyboard and data bytes required by commands to the system. The output buffer can only be read when the output buffer full bit in the register is "1".

#### Input Buffer

The input buffer is an 8-bit write-only register at I/O address 60H or 64H (Default, PnP programmable I/O address LD5-CR60, LD5-CR61, LD5-CR62, and LD5-CR63). Writing to address 60H sets a flag to indicate a data write; writing to address 64H sets a flag to indicate a command write. Data written to I/O address 60H is sent to keyboard (unless the keyboard controller is expecting a data byte) through the controller's input buffer only if the input buffer full bit in the status register is "0".

# **Status Register**

The status register is an 8-bit read-only register at I/O address 64H (Default, PnP programmable I/O address LD5-CR62 and LD5-CR63), that holds information about the status of the keyboard controller and interface. It may be read at any time.

BIT	BIT FUNCTION	DESCRIPTION
0	Output Buffer Full	0: Output buffer empty
		1: Output buffer full
1	Input Buffer Full	0: Input buffer empty
		1: Input buffer full
2	System Flag	This bit may be set to 0 or 1 by writing to the system flag bit in
		the command byte of the keyboard controller. It defaults to 0
		after a power-on reset.
3	Command/Data	0: Data byte
		1: Command byte
4	Inhibit Switch	0: Keyboard is inhibited
		1: Keyboard is not inhibited
5	Auxiliary Device Output	0: Auxiliary device output buffer empty
	Buffer	1: Auxiliary device output buffer full
6	General Purpose Time-out	0: No time-out error
		1: Time-out error
7	Parity Error	0: Odd parity
		1: Even parity (error)

# Commands

COMMAND		FUNCTION					
20h		mmand Byte of Keyboard Controller					
60h	Write Co	mmand Byte of Keyboard Controller					
	ВІТ	BIT DEFINITION					
	7	Reserved					
	6	IBM Keyboard Translate Mode					
	5	Disable Auxiliary Device					
	4	Disable Keyboard					
	3	Reserve					
	2	System Flag					
	1	Enable Auxiliary Interrupt					
	0	Enable Keyboard Interrupt					
A4h	Test Pas	- 11 - 1 - 1					
		DFah if Password is loaded					
A5h		DF1h if Password is not loaded					
Aon	Load Pas	ssword sword until a "0" is received from the system					
A6h	Enable P						
7.0		ne checking of keystrokes for a match with the password					
A7h		Auxiliary Device Interface					
A8h		uxiliary Device Interface					
A9h	Interface	Test					
	ВІТ	BIT DEFINITION					
	00	00 No Error Detected					
	01 Auxiliary Device "Clock" line is stuck low						
	02 Auxiliary Device "Clock" line is stuck high						
	03	Auxiliary Device "Data" line is stuck low					
	04	Auxiliary Device "Data" line is stuck low					

# Commands, continued

COMMAND	FUNCTION						
AAh	Self-test Self-test						
	Returns 055h if self test succeeds						
ABh	Interface Test						
	BIT BIT DEFINITION						
	00 No Error Detected						
	01 Keyboard "Clock" line is stuck low						
	02 Keyboard "Clock" line is stuck high						
	03 Keyboard "Data" line is stuck low						
	04 Keyboard "Data" line is stuck high						
ADh	Disable Keyboard Interface						
AEh	Enable Keyboard Interface						
C0h	Read Input Port(P1) and send data to the system						
C1h	Continuously puts the lower four bits of Port1 into STATUS register						
C2h	Continuously puts the upper four bits of Port1 into STATUS register						
D0h	Send Port2 value to the system						
D1h	Only set/reset GateA20 line based on the system data bit 1						
D2h	Send data back to the system as if it came from Keyboard						
D3h	Send data back to the system as if it came from Auxiliary Device						
D4h	Output next received byte of data from system to Auxiliary Device						
E0h	Reports the status of the test inputs						
FXh	Pulse only RC(the reset line) low for 6μS if Command byte is even						

#### HARDWARE GATEA20/KEYBOARD RESET CONTROL LOGIC

The KBC implements a hardware control logic to speed-up GATEA20 and KBRESET. This control logic is controlled by LD5-CRF0 as follows:

## **KB Control Register (Logic Device 5, CR-F0)**

BIT	7	6	5	4	3	2	1	0
NAME	KCLKS1	KCLKS0	Reserved	Reserved	Reserved	P92EN	HGA20	HKBRST

## KCLKS1, KCLKS0

This 2 bits are for the KBC clock rate selection.

= 0 0 KBC clock input is 6 MHz = 0 1 KBC clock input is 8 MHz = 1 0 KBC clock input is 12 MHz = 1 1 KBC clock input is 16 MHz

#### P92EN (Port 92 Enable)

A "1" on this bit enables Port 92 to control GATEA20 and KBRESET.

A "0" on this bit disables Port 92 functions.

## **HGA20** (Hardware GATE A20)

A "1" on this bit selects hardware GATEA20 control logic to control GATE A20 signal.

A "0" on this bit disables hardware GATEA20 control logic function.

## **HKBRST** (Hardware Keyboard Reset)

A "1" on this bit selects hardware KB RESET control logic to control KBRESET signal.

A "0" on this bit disable hardware KB RESET control logic function.

When the KBC receives a data follows a "D1" command, the hardware control logic sets or clears GATE A20 according to the received data bit 1. Similarly, the hardware control logic sets or clears KBRESET depending on the received data bit 0. When the KBC receives a "FE" command, the KBRESET is pulse low for  $6\mu S$  (Min.) with  $14\mu S$  (Min.) delay.

GATEA20 and KBRESET are controlled by either the software control or the hardware control logic and they are mutually exclusive. Then, GATEA20 and KBRESET are merged along with Port92 when P92EN bit is set.

## Port 92 Control Register (Default Value = 0x24)

BIT	7	6	5	4	3	2	1	0
NAME	Res. (0)	Res. (0)	Res. (1)	Res. (0)	Res. (0)	Res. (1)	SGA20	PLKBRST

#### SGA20 (Special GATE A20 Control)

A "1" on this bit drives GATE A20 signal to high.

A "0" on this bit drives GATE A20 signal to low.

## **PLKBRST** (Pull-Low KBRESET)

A "1" on this bit causes KBRESET to drive low for  $6\mu S(Min.)$  with  $14\mu S(Min.)$  delay. Before issuing another keyboard reset command, the bit must be cleared.

## **GENERAL PURPOSE I/O**

LPC61W492 provides 24 input/output ports that can be individually configured to perform a simple basic I/O function or a pre-defined alternate function. Those 24 GP I/O ports are divided into three groups, each group contains 8 ports. The first group is configured through control registers in logical device 7, the second group in logical device 8, and the third group in logical device 9. Users can configure each individual port to be an input or output port by programming respective bit in selection register (CRF0: 0 = output, 1 = input). Invert port value by setting inversion register (CRF2: 0 = non-inverse, 1 = inverse). Port value is read/written through data register (CRF1). In addition, GPIO1 is designed to be functional even in power loss condition (VCC or VSB is off). The following table shows the GP I/O port's structure. Right after Power-on reset, those ports default to perform basic input function except ports in GPIO1which maintains its previous settings until a battery loss condition.

SELECTION BIT 0 = OUTPUT	INVERSION BIT 0 = NON INVERSE	
1 = INPUT	1 = INVERSE	BASIC I/O OPERATIONS
0	0	Basic non-inverting output
0	1	Basic inverting output
1	0	Basic non-inverting input
1	1	Basic inverting input

GP I/O PORT DATA REGISTER	REGISTER BIT ASSIGNMENT	GP I/O PORT
	BIT 0	GP10
	BIT 1	GP11
	BIT 2	GP12
	BIT 3	GP13
GP1	BIT 4	GP14
	BIT 5	GP15
	BIT 6	GP16
	BIT 7	GP17
	BIT 0	GP20
	BIT 1	GP21
GP2	BIT 2	GP22
	BIT 3	GP23
	BIT 4	GP24
	BIT 5	GP25
	BIT 6	GP26
	BIT 7	GP27
	BIT 0	GP30
	BIT 1	GP31
	BIT 2	GP32
	BIT 3	GP33
GP3	BIT 4	GP34
	BIT 5	GP35
	BIT 6	GP36
	BIT 7	GP37





FIGURE 1

#### PLUG AND PLAY CONFIGURATION

The LPC61W492 uses Compatible PNP protocol to access configuration registers for setting up different types of configurations. In LPC61W492, there are eleven Logical Devices (from Logical Device 0 to Logical Device B with the exception of logical device 4 for backward compatibility) which correspond to eleven individual functions: FDC (logical device 0), PRT (logical device 1), UART1 (logical device 2), UART2 (logical device 3), KBC (logical device 5), CIR (Consumer IR, logical device 6), GPIO1 (logical device 7), GPIO2 (logical device 8), GPIO3 (logical device 9), ACPI ((logical device A), and hardware monitor (logical device B). Each Logical Device has its own configuration registers (above CR30). Host can access those registers by writing an appropriate logical device number into logical device select register at CR7.



# Compatible PnP

## **Extended Function Registers**

In Compatible PnP, there are two ways to enter Extended Function and read or write the configuration registers. HEFRAS (CR26 bit 6) can be used to select one out of these two methods of entering the Extended Function mode as follows:

HEFRAS ADDRESS AND VALUE				
0	write 87h to the location 2Eh twice			
1	write 87h to the location 4Eh twice			

After Power-on reset, the value on nRTSA (pin 43) is latched by HEFRAS of CR26. In Compatible PnP, a specific value (87h) must be written twice to the Extended Functions Enable Register (I/O port address 2Eh or 4Eh). Secondly, an index value (02h, 07h-FFh) must be written to the Extended Functions Index Register (I/O port address 2Eh or 4Eh same as Extended Functions Enable Register) to identify which configuration register is to be accessed. The designer can then access the desired configuration register through the Extended Functions Data Register (I/O port address 2Fh or 4Fh).

After programming of the configuration register is finished, an additional value (AAh) should be written to EFERs to exit the Extended Function mode to prevent unintentional access to those configuration registers. The designer can also set bit 5 of CR26 (LOCKREG) to high to protect the configuration registers against accidental accesses. The configuration registers can be reset to their default or hardware settings only by a cold reset (pin MR = 1). A warm reset will not affect the configuration registers.

#### **Extended Functions Enable Registers (EFERs)**

After a power-on reset, the LPC61W492 enters the default operating mode. Before the LPC61W492 enters the extended function mode, a specific value must be programmed into the Extended Function Enable Register (EFER) so that the extended function register can be accessed. The Extended Function Enable Registers are write-only registers. On a PC/AT system, their port addresses are 2Eh or 4Eh (as described in previous section).

## Extended Function Index Registers (EFIRs), Extended Function Data Registers(EFDRs)

After the extended function mode is entered, the Extended Function Index Register (EFIR) must be loaded with an index value (02h, 07h-FEh) to access Configuration Register 0 (CR0), Configuration Register 7 (CR07) to Configuration Register FE (CRFE), and so forth through the Extended Function Data Register (EFDR). The EFIRs are write-only registers with port address 2Eh or 4Eh (as described in section 12.2.1) on PC/AT systems; the EFDRs are read/write registers with port address 2Fh or 4Fh (as described in section 9.2.1) on PC/AT systems.

## **Configuration Sequence**

To program LPC61W492 configuration registers, the following configuration sequence must be followed:

- (1). Enter the extended function mode
- (2). Configure the configuration registers
- (3). Exit the extended function mode

#### Enter the extended function mode

To place the chip into the extended function mode, two successive writes of 0x87 must be applied to Extended Function Enable Registers(EFERs, i.e. 2Eh or 4Eh).

# Configurate the configuration registers

The chip selects the logical device and activates the desired logical devices through Extended Function Index Register(EFIR) and Extended Function Data Register(EFDR). EFIR is located at the same address as EFER, and EFDR is located at address (EFIR+1).

First, write the Logical Device Number (i.e.,0x07) to the EFIR and then write the number of the desired logical device to the EFDR. If accessing the Chip(Global) Control Registers, this step is not required.

Secondly, write the address of the desired configuration register within the logical device to the EFIR and then write (or read) the desired configuration register through EFDR.

# **Exit The Extended Function Mode**

To exit the extended function mode, one write of 0xAA to EFER is required. Once the chip exits the extended function mode, it is in the normal running mode and is ready to enter the configuration mode.


## **Software Programming Example**

The following example is written in Intel 8086 assembly language. It assumes that the EFER is located at 2Eh, so EFIR is located at 2Eh and EFDR is located at 2Fh. If HEFRAS (CR26 bit 6) is set, 4Eh can be directly replaced by 4Eh and 2Fh replaced by 4Fh.

```
;-----
; Enter the extended function mode ,interruptible double-write |
·-----
MOV
     DX.2EH
MOV
     AL,87H
OUT
     DX,AL
OUT
     DX,AL
; Configurate logical device 1, configuration register CRF0
.
MOV
     DX,2EH
MOV
     AL,07H
OUT
     DX,AL
                 ; point to Logical Device Number Reg.
     DX,2FH
MOV
MOV
     AL,01H
OUT
     DX,AL
                 ; select logical device 1
MOV
     DX,2EH
MOV
     AL,F0H
OUT
     DX,AL
                 ; select CRF0
MOV
     DX,2FH
MOV
     AL,3CH
     DX,AL
                ; update CRF0 with value 3CH
OUT
; Exit extended function mode
MOV
     DX,2EH
MOV
     AL,AAH
OUT
     DX,AL
```

# **ACPI REGISTERS FEATURES**

LPC61W492 supports both ACPI and legacy power managements. The switch logic of the power management block generates an  $_{nSMI}$  interrupt in the legacy mode and an  $_{nPME}$  interrupt in the ACPI mode. The new ACPI feature routes  $_{nSMI}/_{nPME}$  logic output either to  $_{nSMI}$  or to  $_{nPME}$ .The  $_{nSMI}/_{nPME}$  logic routes to  $_{nSMI}$  only when both PME\_EN = 0 and SMIPME\_OE = 1. Similarly, the  $_{nSMI}/_{nPME}$  logic routes to  $_{nPME}$  only when both PME\_EN = 1 and SMIPME\_OE = 1.



#### HARDWARE MONITOR

#### **General Description**

The LPC61W492 can be used to monitor several critical hardware parameters of the system, including power supply voltages, fan speeds, and temperatures, which are very important for a high-end computer system to work stable and properly. LPC61W492 provides both LPC and I<sup>2</sup>C<sup>TM</sup> serial bus interface to access hardware.

An 8-bit analog-to-digital converter (ADC) was built inside LPC61W492. The LPC61W492 can simultaneously monitor 9 analog voltage inputs, 3 fan tachometer inputs, 3 remote temperature, one case-open detection signal. The remote temperature sensing can be performed by thermistors, or 2N3904 NPN-type transistors, or directly from Intel<sup>TM</sup> Deschutes CPU thermal diode output. Also the LPC61W492 provides: 2 PWM (pulse width modulation) outputs for the fan speed control; beep tone output for warning; nSMI (through serial IRQ) nOVT, nGPO signals for system protection events.

Through the application software or BIOS, the users can read all the monitored parameters of system from time to time. And a pop-up warning can be also activated when the monitored item was out of the proper/preset range. The application software could be SMSC's Hardware Doctor<sup>TM</sup>, or Intel<sup>TM</sup> LDCM (LanDesk Client Management), or other management application software. Also the users can set up the upper and lower limits (alarm thresholds) of these monitored parameters and to activate one programmable and maskable interrupts. An optional beep tone could be used as warning signal when the monitored parameters is out of the preset range.

Additionally, 5 VID inputs are provided to read the VID of CPU (i.e. Pentium II) if applicable. This is to provide the Vcore A voltage correction automatically. Also the LPC61W492 uniquely provides an optional feature: early stage (before BIOS was loaded) beep warning. This is to detect if the fatal elements present --- Vcore A or +3.3V voltage fail, and the system can not be boomed up.

#### **Access Interface**

The LPC61W492 provides two interfaces for microprocessor to read/write hardware monitor internal registers.

#### **LPC Interface**

The first interface uses LPC Bus to access which the ports of low byte (bit2~bit0) are defined in the port 5h and 6h. The other higher bits of these ports is set by LPC61W492 itself. The general decoded address is set to port 295h and port 296h. These two ports are described as following:

Port 295h: Index port.

Port 296h: Data port.

The register structure is showed in the following Figure.






FIGURE 2 - ISA INTERFACE ACCESS DIAGRAM


# I<sup>2</sup>C Interface

The second interface uses I<sup>2</sup>C Serial Bus. LPC61W492 hardware monitor has three serial bus address. That is, the first address defined at CR[48h] can read/write all registers excluding Bank 1 and Bank 2 temperature sensor 2/3 registers. The second address defined at CR[4Ah] bit2-0 only read/write temperature sensor 2 registers, and the third address defined at CR[4Ah] bit6-4 only can access (read/write) temperature sensor 3 registers.


The first serial bus access timing is shown as follow:











The serial bus timing of the temperature 2 and 3 are shown as follows:














#### **Analog Inputs**

The maximum input voltage of the analog pin is 4.096V because the 8-bit ADC has a 16mv LSB. Really, the application of the PC monitoring would most often be connected to power suppliers. The CPU V-core voltage +3.3V, battery and 5VSB voltage can directly connected to these analog inputs. The +12V,-12V and -5V voltage inputs should be reduced a factor with external resistors so as to obtain the input range, as Figure 3 shows.




FIGURE 3

## Monitor over 4.096V voltage:

The input voltage +12VIN can be expressed as following equation.

$$12V I\!\!N = V_1 \times \frac{R_2}{R_1 + R_2}$$

The value of R1 and R2 can be selected to 28K Ohms and 10K Ohms, respectively, when the input voltage V1 is 12V. The node voltage of +12VIN can be subject to less than 4.096V for the maximun input range of the 8-bit ADC. The Pin 97 is connected to the power supply VCC with +5V. There are two functions in this pin with 5V. The first function is to supply internal analog power in the LPC61W492 and the second function is that this voltage with 5V is connected to internal serial resistors to monitor the +5V voltage. The value of two serial resistors are 34K ohms and 50K ohms so that input voltage to ADC is 2.98V which is less than 4.096V of ADC maximum input voltage. The express equation can represent as follows.

$$V_{in} = VCC \times \frac{50K\Omega}{50K\Omega + 34K\Omega} \cong 2.98V$$
 where VCC is set to 5V.

The Pin 61 is connected to 5VSB voltage. LPC61W492 monitors this voltage and the internal two serial resistors are 17K  $\Omega$  and 33K  $\Omega$  so that input voltage to ADC is 3.3V which less than 4.096V of ADC maximum input voltage.

#### Monitor negative voltage:

The negative voltage should be connected two series resistors and a positive voltage VREF (is equal to 3.6V). In Figure 3, the voltage V2 and V3 are two negative voltage which they are -12V and -5V respectively. The voltage V2 is connected to two serial resistors then is connected to another terminal VREF which is positive voltage. So as that the voltage node N12VIN can be obtain a posedge voltage if the scales of the two serial resistors are carefully selected. It is recommanded from SMSC that the scale of two serial resistors are R3=232K ohms and R4=56K ohm. The input voltage of node N12VIN can be calculated by following equation.

$$N12VIN = (VREF + \left|V_{2}\right|) \times (\frac{232K\Omega}{232K\Omega + 56K\Omega}) + V_{2}$$
 where VREF is equal 3.6V.

If the V2 is equal to -12V then the voltage is equal to 0.567V and the converted hexdecimal data is set to 35h by the 8-bit ADC with 16mV-LSB. This monitored value should be converted to the real negative votage and the express equation is shown as follows.

$$V_2 = \frac{N12VIN - VREF \times \beta}{1 - \beta}$$

Where  $\beta$  is 232K/(232K+56K). If the N2VIN is 0.567 then the V2 is approximately equal to -12V. The another negative voltage input V3 (approximate -5V) also can be evaluated by the similar method and the serial resistors can be selected with R5=120K ohms and R6=56K ohms by the SMSC recommended. The expression equation of V3 With -5V voltage is shown as follows.

$$V_3 = \frac{N5VIN - VREF \times \gamma}{1 - \gamma}$$

Where the  $\gamma$  is set to 120K/(120K+56K). If the monitored ADC value in the N5VIN channel is 0.8635, VREF=3.6V and the parameter  $\gamma$  is 0.6818 then the negative voltage of V3 can be evalated to be -5V.

#### **Temperature Measurement Machine**

The temperature data format is 8-bit two's-complement for sensor 2 and 9-bit two's-complement for sensor 1. The 8-bit temperature data can be obtained by reading the CR[27h]. The 9-bit temperature data can be obtained by reading the 8 MSBs from the Bank1 CR[50h] and the LSB from the Bank1 CR[51h] bit 7.

Temperature	8-Bit Dig	ital Output	9-Bit Dig	ital Output
	8-Bit Binary	8-Bit Hex	9-Bit Binary	9-Bit Hex
+125°C	0111,1101	7Dh	0,1111,1010	0FAh
+25°C	0001,1001	19h	0,0011,0010	032h
+1°C	0000,0001	01h	0,0000,0010	002h
+0.5°C	-	-	0,0000,0001	001h
+0°C	0000,0000	00h	0,0000,0000	000h
-0.5°C	-	-	1,1111,1111	1FFh
-1°C	1111,1111	FFh	1,1111,1110	1FFh
-25°C	1110,0111	E7h	1,1100,1110	1CEh
-55°C	1100,1001	C9h	1,1001,0010	192h

# Monitor temperature from thermistor:

The LPC61W492 can connect three thermistors to measure three different envirment temperature. The specification of thermistor should be considered to (1)  $\beta$  value is 3435K, (2) resistor value is 10K ohms at 25°C. In Figure 4, the themistor is connected by a serial resistor with 10K Ohms, then connect to VREF (Pin 101).

Monitor temperature from Pentium II<sup>TM</sup> thermal diode or bipolar transistor 2N3904

The LPC61W492 can alternate the thermistor to Pentium II<sup>TM</sup> (Deschutes) thermal diode interface or transistor 2N3904 and the circuit connection is shown as Figure 11.3. The pin of Pentium II<sup>TM</sup> D- is connected to power supply ground (GND) and the pin D+ is connected to pin VTINx in the LPC61W492. The resistor R=30K ohms should be connected to VREF to supply the diode bias current and the bypass capacitor C=3300pF should be added to filter the high frequency noise. The transistor 2N3904 should be connected to a form with a diode, that is, the Base (B) and Collector (C) in the 2N3904 should be tied togeter to act as a thermal diode.




FIGURE - 3

## **FAN Speed Count and FAN Speed Control**

## Fan speed count

Inputs are provides for signals from fans equipped with tachometer outputs. The level of these signals should be set to TTL level, and maximum input voltage can not be over +5.5V. If the input signals from the tachometer outputs are over the VCC, the external trimming circuit should be added to reduce the voltage to obtain the input specification. The normal circuit and trimming circuits are shown as Figure 4.

Determine the fan counter according to:


$$Count = \frac{1.35 \times 10^6}{RPM \times Divisor}$$


In other words, the fan speed counter has been read from register CR28 or CR29 or CR2A, the fan speed can be evaluated by the following equation.

$$RPM = \frac{1.35 \times 10^6}{Count \times D \text{ ivisor}}$$

The default divisor is 2 and defined at CR47.bit7~4, CR4B.bit7~6, and Bank0 CR5D.bit5~7 which are three bits for divisor. That provides very low speed fan counter such as power supply fan. The followed table is an example for the relation of divisor, PRM, and count.


Divisor	Nominal PRM	Time per Revolution	Counts	70% RPM	Time for 70%
1	8800	6.82 ms	153	6160	9.74 ms
l					
2 (default)	4400	13.64 ms	153	3080	19.48 ms
4	2200	27.27 ms	153	1540	38.96 ms
8	1100	54.54 ms	153	770	77.92 ms
16	550	109.08 ms	153	385	155.84 ms
32	275	218.16 ms	153	192	311.68 ms
64	137	436.32 ms	153	96	623.36 ms
128	68	872.64 ms	153	48	1246.72 ms






Fan with Tach Pull-Up to +5V

Fan with Tach Pull-Up to +12V, or Totem-Pole Output and Register Attenuator





Fan with Tach Pull-Up to +12V and Zener Clar  $\,$ 

Fan with Tach Pull-Up to +12V, or Totem-Pole Output and Zener Clamp

FIGURE - 4

# **Fan Speed Control**

The LPC61W492 provides 2 sets for fan PWM speed control. The duty cycle of PWM can be programmed by a 8-bit registers which are defined in the Bank0 CR5A and CR5B. The default duty cycle is set to 100%, that is, the default 8-bit registers is set to FFh. The expression of duty can be represented as follows.

$$Duty-cycle(%) = \frac{Program m ed 8-bitRegisterValue}{255} \times 100%$$

The PWM clock frequency also can be program and defined in the Bank0.CR5C. The application circuit is shown as follows.




FIGURE - 5


## **nSMI** Interrupt Mode

## Voltage nSMI mode:

nSMI interrupt for voltage is Two-Times Interrupt Mode. Voltage exceeding high limit or going below low limit will causes an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. (Figure 6)

# Fan nSMI mode:

nSMI interrupt for fan is Two-Times Interrupt Mode. Fan count exceeding the limit, or exceeding and then going below the limit, will causes an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. (Figure 7)



\*Interrupt Reset when Interrupt Status Registers are read

FIGURE - 6

FIGURE - 7


# The LPC61W492 temperature sensor 1 nSMI interrupt has two modes:

## (1) Comparator Interrupt Mode

Setting the  $T_{HYST}$  (Temperature Hysteresis) limit to  $127\,^{\circ}$ C will set temperature sensor 1 nSMI to the Comparator Interrupt Mode. Temperature exceeds  $T_{O}$  (Over Temperature) Limit causes an interrupt and this interrupt will be reset by reading all the Interrupt Status Register. Once an interrupt event has occurred by exceeding  $T_{O}$ , then reset, if the temperature remains above the  $T_{O}$ , the interrupt will occur again when the next conversion has completed. If an interrupt event has occurred by exceeding  $T_{O}$  and not reset, the interrupts will not occur again. The interrupts will continue to occur in this manner until the temperature goes below  $T_{O}$ . (Figure 8)

# (2) Two-Times Interrupt Mode

Setting the  $T_{HYST}$  lower than  $T_O$  will set temperature sensor 1 nSMI to the Two-Times Interrupt Mode. Temperature exceeding  $T_O$  causes an interrupt and then temperature going below  $T_{HYST}$  will also cause an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. Once an interrupt event has occurred by exceeding  $T_O$ , then reset, if the temperature remains above the  $T_{HYST}$ , the interrupt will not occur. (Figure 9)



\*Interrupt Reset when Interrupt Status Registers are read

FIGURE - 8 FIGURE - 9


# The LPC61W492 temperature sensor 2 and sensor 3 nSMI interrupt has two modes and it is programmed at CR[4Ch] bit 6.

## (1) Comparator Interrupt Mode

Temperature exceeding  $T_O$  causes an interrupt and this interrupt will be reset by reading all the Interrupt Status Register. Once an interrupt event has occurred by exceeding  $T_O$ , then reset, if the temperature remains above the  $T_{HYST}$ , the interrupt will occur again when the next conversion has completed. If an interrupt event has occurred by exceeding  $T_O$  and not reset, the interrupts will not occur again. The interrupts will continue to occur in this manner until the temperature goes below  $T_{HYST}$ . (Figure 10)

# (2) Two-Times Interrupt Mode

Temperature exceeding  $T_O$  causes an interrupt and then temperature going below  $T_{HYST}$  will also cause an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. Once an interrupt event has occurred by exceeding  $T_O$ , then reset, if the temperature remains above the  $T_{HYST}$ , the interrupt will not occur. (Figure 11)



\*Interrupt Reset when Interrupt Status Registers are read

FIGURE - 10 FIGURE - 11

#### **nOVT Interrupt Mode**

The nOVT signal is only related with temperature sensor 2 and 3 (VTIN2 / VTIN3).


The LPC61W492 temperature sensor 2 and 3 Over-Temperature (nOVT) has the following modes

## (1) Comparator Mode:

Setting Bank1/2 CR[52h] bit 2 to 0 will set nOVT signal to comparator mode. Temperature exceeding  $T_0$  causes the nOVT output activated until the temperature is less than  $T_{HYST}$ . (Figure 12)

# (2) Interrupt Mode:

Setting Bank1/2 CR[52h] bit 2 to 1 will set nOVT signal to interrupt mode. Setting Temperature exceeding  $T_{\rm O}$  causes the nOVT output activated indefinitely until reset by reading temperature sensor 2 or sensor 3 registers. Temperature exceeding  $T_{\rm O}$ , then nOVT reset, and then temperature going below  $T_{\rm HYST}$  will also cause the nOVT activated indefinitely until reset by reading temperature sensor2 or sensor 3 registers. Once the nOVT is activated by exceeding  $T_{\rm O}$ , then reset, if the temperature remains above  $T_{\rm HYST}$ , the nOVT will not be activated again. (Figure 12)



\*Interrupt Reset when Temperature 2/3 is read


FIGURE - 12

# REGISTERS AND RAM Address Register (Port x5h)

Data Port: Port x5h
Power on Default Value 00h

Attribute: Bit 6:0 Read/write , Bit 7: Read Only

Size: 8 bits



# Bit7: Read Only

The logical 1 indicates the device is busy because of a Serial Bus transaction or another LPC bus transaction. With checking this bit, multiple LPC drivers can use LPC61W492 hardware monitor without interfering with each other or a Serial Bus driver.

It is the user's responsibility not to have a Serial Bus and LPC bus operations at the same time. This bit is:

**Set:** with a write to Port x5h or when a Serial Bus transaction is in progress.

**Reset:** with a write or read from Port x6h if it is set by a write to Port x5h, or when the Serial Bus transaction is finished.

Bit 6-0: Read/Write

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Busy	Address Pointer (Power On default 00h)					)	
(Power On default 0)	A6	A5	A4	A3	A2	A1	A0

# Address Pointer Index (A6-A0)

Registers and RAM	A6-A0 in Hex	Power On Value of Registers: <k7:0>in Binary</k7:0>	Notes
Configuration Register	40h	00001000	
Interrupt Status Register 1	41h	00000000	Auto-increment to the address of Interrupt Status Register 2 after a read or write to Port x6h.
Interrupt Status Register 2	42h	00000000	
nSMIÝ Mask Register 1	43h	00000000	Auto-increment to the address of SMIÝ Mask Register 2 after a read or write to Port x6h.
SMIÝ Mask Register 2	44h	00000000	
NMI Mask Register 1	45h	00000000	Auto-increment to the address of NMI Mask Register 2 after a read or write to Port x6h
NMI Mask Register 2	46h	01000000	
VID/Fan Divisor Register	47h	<7:4> = 0101; <3:0> = VID3-VID0	
Serial Bus Address Register	48h	<7> = 0; <6:0> = 0101101	
VID4 & Device ID Register	49h	<7:1> = 0000001; <0> = VID4	
Temperature 2 and Temperature 3 Serial Bus Address Register	4Ah	<7:0> = 00000001	
Pin Control Register	4Bh	<7:0> = 01000100	
IRQ/nOVT Property Select Register	4Ch	<7:0> = 00000000	
FAN IN/OUT and BEEP Control Register	4Dh	<7:0> = 00010101	
Register 50h-5Fh Bank Select Register	4Eh	<7> = 1; <6:3> = Reserved; <2:0> = 000	
SMSC Vendor ID Register	4Fh	<7:0> = 01011100 (High Byte) <7:0> = 10100011 (Low Byte)	


Address Pointer Index (A6-A0). continued

Registers and RAM	A6-A0 in Hex	Power On Value of Registers: <k7:0>in Binary</k7:0>	Notes
POST RAM	00-1Fh	·	Auto-increment to the next location after a read or write to Port x6h and stop at 1Fh.
Value RAM	20-3Fh		
Value RAM	60-7Fh		Auto-increment to the next location after a read or write to Port x6h and stop at 7Fh.
Temperature 2 Registers	Bank1 50h-56h		
Temperature 3 Registers	Bank2 50h-56h		
Additional Configuration Registers	Bank4 50h-5Dh		
Value RAM	Bank5 50-57h		

## Data Register (Port x6h)

Data Port:
Power on Default Value
O0h

Attribute: Read/write Size: 8 bits




Bit 7-0: Data to be read from or to be written to RAM and Register.

# Configuration Register — Index 40h

Register Location: 40h
Power on Default Value 01h
Attribute: Read/write

Size: 8 bits




- Bit 7: A one restores power on default value to all registers except the Serial Bus Address register. This bit clears itself since the power on default is zero.
- Bit 6: Reserced
- Bit 5: Reserved
- Bit 4: Reserved
- Bit 3: A one disables the nSMI output without affecting the contents of Interrupt Status Registers. The device will stop monitoring. It will resume upon clearing of this bit.
- Bit 2: Reserved
- Bit 1: A one enables the nSMI Interrupt output.
- Bit 0: A one enables startup of monitoring operations, a zero puts the part in standby mode.

**Note:** The outputs of Interrupt pins will not be cleared if the user writes a zero to this location after an interrupt has occurred unlike "INT\_Clear" bit.

# Interrupt Status Register 1—Index 41h


Register Location: 41h
Power on Default Value 00h
Attribute: Read Only
Size: 8 bits



- Bit 7: A one indicates the fan count limit of FAN2 has been exceeded.
- Bit 6: A one indicates the fan count limit of FAN1 has been exceeded.
- Bit 5: A one indicates a High limit of VTIN2 has been exceeded from temperature sensor 2.
- Bit 4: A one indicates a High limit of VTIN1 has been exceeded from temperature sensor 1.
- Bit 3: A one indicates a High or Low limit of +5VIN has been exceeded.
- Bit 2: A one indicates a High or Low limit of +3.3VIN has been exceeded.
- Bit 1: A one indicates a High or Low limit of VCOREB has been exceeded.
- Bit 0: A one indicates a High or Low limit of VCOREA has been exceeded.

# Interrupt Status Register 2 - Index 42h

Register Location: 42h
Power on Default Value 00h
Attribute: Read Only
Size: 8 bits



Bit 7-6:Reserved. This bit should be set to 0.

Bit 5: A one indicates a High limit of VTIN3 has been exceeded from temperature sensor 3.

Bit 4: A one indicates Chassis Intrusion has gone high.

Bit 3: A one indicates the fan count limit of FAN3 has been exceeded.


Bit 2: A one indicates a High or Low limit of -5VIN has been exceeded.

Bit1: A one indicates a High or Low limit of -12VIN has been exceeded.

Bit0: A one indicates a High or Low limit of +12VIN has been exceeded.

# nSMI Mask Register 1 — Index 43h


Register Location: 43h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits



Bit 7-0: A one disables the corresponding interrupt status bit for nSMI interrupt.

# nSMI Mask Register 2 — Index 44h

Register Location: 44h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits




Bit 7-6: Reserved. This bit should be set to 0.

Bit 5-0: A one disables the corresponding interrupt status bit for nSMI interrupt.

# Reserved Register — Index 45h

# Chassis Clear Register -- Index 46h

Register Location: 46h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits




Bit 7: Set 1, clear Chassis Intrusion event. This bit self clears after clearing Chassis Intrusion event. Bit 6-0:Reserved. This bit should be set to 0.

### VID/Fan Divisor Register — Index 47h

Register Location: 47h

Power on Default Value <7:4> is 0101, <3:0> is mapped to VID<3:0>

Attribute: Read/Write Size: 8 bits




Bit 7-6: FAN2 Speed Control. Bit 5-4: FAN1 Speed Control. Bit 3-0: The VID <3:0> inputs

Note: Please refer to Bank0 CR[5Dh], Fan divisor table.

# Serial Bus Address Register — Index 48h

Register Location: 48h
Power on Default Value Serial Bus address 2Dh
Size: 8 bits



Bit 7: Read Only - Reserved.

Bit 6-0: Read/Write - Serial Bus address <6:0>.

Value RAM — Index 20h- 3Fh or 60h - 7Fh (auto-increment)

	Address A6-A0 with Auto-	
Address A6-A0	Increment	Description
20h	60h	VCOREA reading
21h	61h	VCOREB reading
22h	62h	+3.3VIN reading
23h	63h	+5VIN reading
24h	64h	+12VIN reading
25h	65h	-12VIN reading
26h	66h	-5VIN reading
27h	67h	Temperature reading
28h	68h	FAN1 reading
		Note: This location stores the number of counts of the
		internal clock per revolution.
29h	69h	FAN2 reading
		Note: This location stores the number of counts of the
		internal clock per revolution.
2Ah	6Ah	FAN3 reading
		Note: This location stores the number of counts of the
		internal clock per revolution.
2Bh	6Bh	VCOREA High Limit, default value is defined by Vcore
		Voltage +0.2v.
2Ch	6Ch	VCOREA Low Limit, default value is defined by Vcore
0.01	0.51	Voltage -0.2v.
2Dh	6Dh	VCOREB High Limit.
2Eh	6Eh	VCOREB Low Limit.
2Fh	6Fh	+3.3VIN High Limit
30h	70h	+3.3VIN Low Limit
31h	71h	+5VIN High Limit
32h	72h	+5VIN Low Limit
33h	73h	+12VIN High Limit
34h	74h	+12VIN Low Limit
35h	75h	-12VIN High Limit
36h	76h	-12VIN Low Limit

Value RAM — Index 20h- 3Fh or 60h - 7Fh (auto-increment), continued

	Address A6-A0 with Auto-	,
Address A6-A0	Increment	Description
37h	77h	-5VIN High Limit
38h	78h	-5VIN Low Limit
39h	79h	Temperature sensor 1 (VTIN1) High Limit
3Ah	7Ah	Temperature sensor 1 (VTIN1) Hysteresis Limit
3Bh	7Bh	FAN1 Fan Count Limit
		<b>Note:</b> It is the number of counts of the internal clock for the Low Limit of the fan speed.
3Ch	7Ch	FAN2 Fan Count Limit
		<b>Note:</b> It is the number of counts of the internal clock for the
		Low Limit of the fan speed.
3Dh	7Dh	FAN3 Fan Count Limit
		<b>Note:</b> It is the number of counts of the internal clock for the
		Low Limit of the fan speed.
3E- 3Fh	7E- 7Fh	Reserved

Setting all ones to the high limits for voltages and fans (0111 1111 binary for temperature) means interrupts will never be generated except the case when voltages go below the low limits.


# Voltage ID (VID4) & Device ID Register - Index 49h

Register Location: 49h

Power on Default Value <7:1> is 000,0001 binary

<0> is mapped to VID <4>


Size: 8 bits



Bit 7-1: Read Only - Device ID<6:0> Bit 0 : Read/Write - The VID4 inputs.

### Temperature 2 and Temperature 3 Serial Bus Address Register--Index 4Ah

Register Location: 4Ah
Power on Default Value 01h
Attribute: Read/Write
Size: 8 bits




Bit 7: Set to 1, disable temperature sensor 3 and can not access any data from Temperature Sensor 3. Bit 6-4: Temperature 3 Serial Bus Address. The serial bus address is 1001xxx. Where xxx are defined in these bits.

Bit 3: Set to 1, disable temperature Sensor 2 and can not access any data from Temperature Sensor 2. Bit 2-0: Temperature 2 Serial Bus Address. The serial bus address is 1001xxx. Where xxx are defined in these bits.

### Pin Control Register - Index 4Bh

Register Location: 4Bh
Power on Default Value 44h
Attribute: Read/Write
Size: 8 bits



### Bit 7-6:Fan3 speed divisor.

Please refer to Bank0 CR[5Dh], Fan divisor table.

Bit 5-4: Select A/D Converter Clock Input.

<5:4> = 00 - default. ADC clock select 22.5 kHz.

<5:4> = 01- ADC clock select 5.6 kHz. (22.5K/4)

<5:4> = 10 - ADC clock select 1.4kHz. (22.5K/16)

<5:4> = 11 - ADC clock select 0.35 kHz. (22.5K/64)

Bit 3-2: Clock Input Select.

<3:2> = 00 - Pin 3 (CLKIN) select 14.318MHz clock.

<3:2> = 01 - Default. Pin 3 (CLKIN) select 24MHz clock.


<3:2> = 10 - Pin 3 (CLKIN) select 48MHz clock .

<3:2> = 11 - Reserved. Pin3 no clock input.

Bit 1-0: Reserved. User defined.

### IRQ/nOVT Property Select Register- Index 4Ch

Register Location: 4Ch
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits



Bit 7: Reserved, User Defined.

Bit6: Set to 1, the nSMI output type of Temperature 2 and 3 is set to Comparator Interrupt mode. Set to 0, the nSMI output type is set to Two-Times Interrupt mode. (default 0)

Bit5: Reserved. User Defined.

Bit 4: Disable temperature sensor 3 over-temperature (OVT) output if set to 1. Default 0, enable OVT2 output through pin nOVT.

Bit 3: Disable temperature sensor 2 over-temperature (OVT) output if set to 1. Default 0, enable OVT1 output through pin nOVT.

Bit 2: Over-temperature polarity. Write 1, nOVT active high. Write 0, nOVT active low. Default 0.


Bit 1: Reserved.

Bit 0: Reserved.

### FAN IN/OUT and BEEP Control Register- Index 4Dh

Register Location: 4Dh Power on Default Value 15h

Attribute: Read/Write Size: 8 bits



Bit 7: Disable power-on abnormal the monitor voltage including V-Core A and +3.3V. If these voltage exceed the limit value, the pin (Open Drain) of BEEP will drives 300Hz and 600Hz frequency signal. Write 1, the frequency will be disable. Default 0. After power on, the system should set 1 to this bit to 1 in order to disable BEEP.

Bit 6: Reserved.

Bit 5: FAN 3 output value if FANINC3 sets to 0. Write 1, then pin 18 always generate logic high signal. Write 0, pin 18 always generates logic low signal. This bit default 0.

Bit 4: FAN 3 Input Control. Set to 1, pin 18 acts as FAN clock input, which is default value. Set to 0, this pin 18 acts as FAN control signal and the output value of FAN control is set by this register bit 5

Bit 3: FAN 2 output value if FANINC2 sets to 0. Write 1, then pin 19 always generate logic high signal. Write 0, pin 19 always generates logic low signal. This bit default 0.


Bit 2: FAN 2 Input Control. Set to 1, pin 19 acts as FAN clock input, which is default value. Set to 0, this pin 19 acts as FAN control signal and the output value of FAN control is set by this register bit 3.

Bit 1: FAN 1 output value if FANINC1 sets to 0. Write 1, then pin 20 always generate logic high signal. Write 0, pin 20 always generates logic low signal. This bit default 0.

Bit 0: FAN 1 Input Control. Set to 1, pin 20 acts as FAN clock input, which is default value. Set to 0, this pin 20 acts as FAN control signal and the output value of FAN control is set by this register bit 1.

### Register 50h ~ 5Fh Bank Select Register - Index 4Eh (No Auto Increase)

Register Location: 4Eh
Power on Default Value 80h
Attribute: Read/Write
Size: 8 bits



Bit 7: HBACS- High byte access. Set to 1, access Register 4Fh high byte register. Set to 0, access Register 4Fh low byte register. Default 1.


Bit 6-3: Reserved. This bit should be set to 0.

Bit 2-0: Index ports 0x50~0x5F Bank select.

### SMSC Vendor ID Register - Index 4Fh (No Auto Increase)

Register Location: 4Fh

Power on Default Value <15:0> = 5CA3h Attribute: Read Only Size: 16 bits




Bit 15-8: Vendor ID High Byte if CR4E.bit7=1.Default 5Ch. Bit 7-0: Vendor ID Low Byte if CR4E.bit7=0. Default A3h.

### SMSC Test Register -- Index 50h - 55h (Bank 0)

### BEEP Control Register 1-- Index 56h (Bank 0)

Register Location: 56h Power on Default Value 00h


Attribute: Read/Write Size: 8 bits



- Bit 7: Enable BEEP Output from FAN 2 if the monitor value exceed the limit value. Write 1, enable BEEP output, which is default value.
- Bit 6: Enable BEEP Output from FAN 1 if the monitor value exceed the limit value. Write 1, enable BEEP output, which is default value.
- Bit 5: Enable BEEP Output from Temperature Sensor 2 if the monitor value exceed the limit value. Write 1, enable BEEP output. Default 0
- Bit 4: Enable BEEP output for Temperature Sensor 1 if the monitor value exceed the limit value. Write 1, enable BEEP output. Default 0
- Bit 3: Enable BEEP output from VDD (+5V), Write 1, enable BEEP output if the monitor value exceed the limits value. Default 0, that is disable BEEP output.
- Bit 2: Enable BEEP output from +3.3V. Write 1, enable BEEP output, which is default value.
- Bit 1: Enable BEEP output from VCOREB. Write 1, enable BEEP output, which is default value.
- Bit 0: Enable BEEP Output from VCOREA if the monitor value exceed the limits value. Write 1, enable BEEP output, which is default value

### BEEP Control Register 2-- Index 57h (Bank 0)

Register Location: 57h
Power on Default Value 80h
Attribute: Read/Write
Size: 8 bits



Bit 7: Enable Global BEEP. Write 1, enable global BEEP output. Default 1. Write 0, disable all BEEP output.

Bit 6: Reserved. This bit should be set to 0.

Bit5: Enable BEEP Output from Temperature Sensor 3 if the monitor value exceed the limit value. Write 1, enable BEEP output. Default 0

Bit 4: Enable BEEP output for case open if the monitor value exceed the limit value. Write 1, enable BEEP output. Default 0.

Bit 3: Enable BEEP Output from FAN 3 if the monitor value exceed the limit value. Write 1, enable BEEP output. Default 0.


Bit 2: Enable BEEP output from -5V, Write 1, enable BEEP output if the monitor value exceed the limits value. Default 0, that is disable BEEP output.

Bit 1: Enable BEEP output from -12V, Write 1, enable BEEP output if the monitor value exceed the limits value. Default 0, that is disable BEEP output.

Bit 0: Enable BEEP output from +12V, Write 1, enable BEEP output if the monitor value exceed the limits value. Default 0, that is disable BEEP output.

# Chip ID -- Index 58h (Bank 0)

Register Location: 58h
Power on Default Value 21h
Attribute: Read Only
Size: 8 bits




Bit 7: SMSC Chip ID number. Read this register will return 21h.

# Reserved Register -- Index 59h (Bank 0)

# PWMOUT1 Control -- Index 5Ah (Bank 0)

Register Location: 5Ah
Power on default value: FFh
Attribute: Read/Write
Size: 8 bits




Bit 7: PWMOUT1 duty cycle control Write FF, Duty cycle is 100%, Write 00, Duty cycle is 0%.

### PWMOUT2 Control -- Index 5Bh (Bank 0)

Register Location: 5Bh Power on default value: FFh

Attribute: Read/Write Size: 8 bits




Bit 7: PWMOUT2 duty cycle control

Write FF, Duty cycle is 100%, Write 00, Duty cycle is 0%.

# PWMOUT1/2 Clock Select -- Index 5Ch (Bank 0)

Register Location: 5Ch
Power on Default Value 11h
Attribute: Read/Write
Size: 8 bits



Bit 7: Reserved

Bit 6-4: PWMOUT2 clock selection.

The clock defined frequency is same as PWMOUT1 clock selection.

Bit 3: Reserved

Bit 2-0: PWMOUT1 clock Selection.


<2:0> = 000: 46.87kHz

<2:0> = 001: 23.43kHz (Default)

<2:0> = 010: 11.72kHz <2:0> = 011: 5.85kHz <2:0> = 100: 2.93kHz

### VBAT Monitor Control Register -- Index 5Dh (Bank 0)

Register Location: 5Dh
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits



Bit 7: Fan3 divisor Bit 2.

Bit 6: Fan2 divisor Bit 2.

Bit 5: Fan1 divisor Bit 2.

Bit 4: Reserved.

Bit 3: Reserved.

Bit 2: Reserved.

Bit 1: Reserved.

Bit 0: Set to 1, enable battery voltage monitor. Set to 0, disable battery voltage monitor. If enabled this bit, the monitor value is value after one monitor cycle. Note that the monitor cycle time is at least 300ms for LPC61W492 hardware monitor.

**Fan Divisor Table** 


Bit 2	Bit 1	Bit 0	Fan Divisor	Bit 2	Bit 1	Bit 0	Fan Divisor
0	0	0	1	1	0	0	16
0	0	1	2	1	0	1	32
0	1	0	4	1	1	0	64
0	1	1	8	1	1	1	128

Reserved Register -- 5Eh (Bank 0)

Reserved Register -- Index 5Fh (Bank 0)

# Temperature Sensor 2 Temperature (High Byte) Register - Index 50h (Bank 1)


Register Location: 50h
Attribute: Read Only
Size: 8 bits



Bit 7: Temperature <8:1> of sensor 2, which is high byte.

# Temperature Sensor 2 Temperature (Low Byte) Register - Index 51h (Bank 1)

Register Location: 51h
Attribute: Read Only
Size: 8 bits




Bit 7: Temperature <0> of sensor2, which is low byte.

Bit 6-0: Reserved.

### Temperature Sensor 2 Configuration Register - Index 52h (Bank 1)

Register Location: 52h Power on Default Value 00h Size: 8 bits



Bit 7-5: Read - Reserved. This bit should be set to 0.

Bit 4-3: Read/Write - Number of faults to detect before setting nOVT output to avoid false tripping due to noise.


Bit 2: Read - Reserved. This bit should be set to 0.

Bit 1: Read/Write - nOVT Interrupt mode select. This bit default is set to 0, which is compared mode. When set to 1, interrupt mode will be selected.

Bit 0: Read/Write - When set to 1 the sensor will stop monitor.

# Temperature Sensor 2 Hysteresis (High Byte) Register - Index 53h (Bank 1)


Register Location: 53h
Power on Default Value 4Bh
Attribute: Read/Write
Size: 8 bits



Bit 7-0: Temperature hysteresis bit 8-1, which is High Byte. The temperature default 75 degree C.

# Temperature Sensor 2 Hysteresis (Low Byte) Register - Index 54h (Bank 1)


Register Location: 54h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits



Bit 7: Hysteresis temperature bit 0, which is low Byte. Bit 6-0: Reserved.

# Temperature Sensor 2 Over-temperature (High Byte) Register - Index 55h (Bank 1)


Register Location: 55h
Power on Default Value 50h
Attribute: Read/Write
Size: 8 bits



Bit 7-0: Over-temperature bit 8-1, which is High Byte. The temperature default 80 degree C.

# Temperature Sensor 2 Over-temperature (Low Byte) Register - Index 56h (Bank 1)

Register Location: 56h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits




Bit 7: Over-temperature bit 0, which is low Byte.

Bit 6-0: Reserved.

# Temperature Sensor 3 Temperature (High Byte) Register - Index 50h (Bank 2)


Register Location: 50h
Attribute: Read Only
Size: 8 bits



Bit 7-0: Temperature <8:1> of sensor 2, which is high byte.

### Temperature Sensor 3 Temperature (Low Byte) Register - Index 51h (Bank 2)


Register Location: 51h
Attribute: Read Only
Size: 8 bits



Bit 7: Temperature <0> of sensor2, which is low byte. Bit 6-0: Reserved.

### Temperature Sensor 3 Configuration Register - Index 52h (Bank 2)

Register Location: 52h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits



Bit 7-5: Read - Reserved. This bit should be set to 0.

Bit 4-3: Read/Write - Number of faults to detect before setting nOVT output to avoid false tripping due to noise.


Bit 2: Read - Reserved. This bit should be set to 0.

Bit 1: Read/Write - nOVT Interrupt Mode select. This bit default is set to 0, which is Compared Mode. When set to 1, Interrupt Mode will be selected.

Bit 0: Read/Write - When set to 1 the sensor will stop monitor.

# Temperature Sensor 3 Hysteresis (High Byte) Register - Index 53h (Bank 2)


Register Location: 53h
Power on Default Value 4Bh
Attribute: Read/Write
Size: 8 bits



Bit 7-0: Temperature hysteresis bit 8-1, which is High Byte. The temperature default 75 degree C.

# Temperature Sensor 3 Hysteresis (Low Byte) Register - Index 54h (Bank 2)


Register Location: 54h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits



Bit 7: Hysteresis temperature bit 0, which is low Byte. Bit 6-0: Reserved.

# Temperature Sensor 3 Over-temperature (High Byte) Register - Index 55h (Bank 2)


Register Location: 55h
Power on Default Value 50h
Attribute: Read/Write
Size: 8 bits



Bit 7-0: Over-temperature bit 8-1, which is High Byte. The temperature default 80 degree C.

# Temperature Sensor 3 Over-temperature (Low Byte) Register - Index 56h(Bank 2)

Register Location: 56h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits




Bit 7: Over-temperature bit 0, which is low Byte.

Bit 6-0: Reserved.

### Interrupt Status Register 3 -- Index 50h (BANK4)

Register Location: 50h
Power on Default Value 00h
Attribute: Read Only
Size: 8 bits




Bit 7-2: Reserved.

Bit 1: A one indicates a High or Low limit of VBAT has been exceeded. Bit 0: A one indicates a High or Low limit of 5VSB has been exceeded.

# nSMI Mask Register 3 -- Index 51h (BANK 4)

Register Location: 51h Power on Default Value 00h

Attribute: Read/Write Size: 8 bits



Bit 7-2: Reserved.

Bit 1: A one disables the corresponding interrupt status bit for nSMI interrupt.


Bit 0: A one disables the corresponding interrupt status bit for nSMI interrupt.

### Reserved Register -- Index 52h (Bank 4)

### BEEP Control Register 3-- Index 53h (Bank 4)

Register Location: 53h Power on Default Value 00h

Attribute: Read/Write Size: 8 bits



Bit 7-6: Reserved.


Bit 5: User defined BEEP output function. Write 1, the BEEP is always active. Write 0, this function is inactive. (Default 0)

Bit 4-2: Reserved.

Bit 1: Enable BEEP output from VBAT. Write 1, enable BEEP output, which is default value. Bit 0: Enable BEEP Output from 5VSB. Write 1, enable BEEP output, which is default value.

# Temperature Sensor 1 Offset Register -- Index 54h (Bank 4)


Register Location: 54h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits



Bit 7-0: Temperature 1 base temperature. The temperature is added by both monitor value and offset value.

# Temperature Sensor 2 Offset Register -- Index 55h (Bank 4)


Register Location: 55h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits



Bit 7-0: Temperature 2 base temperature. The temperature is added by both monitor value and offset value.

# Temperature Sensor 3 Offset Register -- Index 56h (Bank 4)

Register Location: 56h
Power on Default Value 00h
Attribute: Read/Write
Size: 8 bits




Bit 7-0: Temperature 3 base temperature. The temperature is added by both monitor value and offset value.

### Reserved Register -- Index 57h--58h

### Real Time Hardware Status Register I -- Index 59h (Bank 4)


Register Location: 59h
Power on Default Value 00h
Attribute: Read Only
Size: 8 bits



- Bit 7: FAN 2 Status. Set 1, the fan speed counter is over the limit value. Set 0, the fan speed counter is in the limit range.
- Bit 6: FAN 1 Status. Set 1, the fan speed counter is over the limit value. Set 0, the fan speed counter is in the limit range.
- Bit 5: Temperature sensor 2 Status. Set 1, the voltage of temperature sensor is over the limit value. Set 0, the voltage of temperature sensor is in the limit range.
- Bit 4: Temperature sensor 1 Status. Set 1, the voltage of temperature sensor is over the limit value. Set 0, the voltage of temperature sensor is in the limit range.
- Bit 3: +5V Voltage Status. Set 1, the voltage of +5V is over the limit value. Set 0, the voltage of +5V is in the limit range.
- Bit 2: +3.3V Voltage Status. Set 1, the voltage of +3.3V is over the limit value. Set 0, the voltage of +3.3V is in the limit range.
- Bit 1: VCOREB Voltage Status. Set 1, the voltage of VCOREB is over the limit value. Set 0, the voltage of VCOREB is in the limit range.
- Bit 0: VCOREA Voltage Status. Set 1, the voltage of VCORE A is over the limit value. Set 0, the voltage of VCORE A is in the limit range.

### Real Time Hardware Status Register II -- Index 5Ah (Bank 4)

Register Location: 5Ah
Power on Default Value 00h
Attribute: Read Only
Size: 8 bits




### Bit 7-6: Reserved

- Bit 5: Temperature sensor 3 Status. Set 1, the voltage of temperature sensor is over the limit value. Set 0, the voltage of temperature sensor is in the limit range.
- Bit 4: Case Open Status. Set 1, the case open sensor is sensed the high value. Set 0
- Bit 3: FAN3 Voltage Status. Set 1, the fan speed counter is over the limit value. Set 0, the fan speed counter is during the limit range.
- Bit 2: -5V Voltage Status. Set 1, the voltage of -5V is over the limit value. Set 0, the voltage of -5V is during the limit range.
- Bit 1: -12V Voltage Status. Set 1, the voltage of -12V is over the limit value. Set 0, the voltage of -12V is during the limit range.
- Bit 0: +12V Voltage Status. Set 1, the voltage of +12V is over the limit value. Set 0, the voltage of+12V is in the limit range.

### Real Time Hardware Status Register III -- Index 5Bh (Bank 4)

Register Location: 5Bh
Power on Default Value 00h
Attribute: Read Only
Size: 8 bits



Bit 7-2: Reserved.

Bit 1: VBAT Voltage Status. Set 1, the voltage of VBAT is over the limit value. Set 0, the voltage of VBAT is during the limit range.

Bit 0: 5VSB Voltage Status. Set 1, the voltage of 5VSB is over the limit value. Set 0, the voltage of 5VSB is in the limit range.

# Reserved Register -- Index 5Ch-5Dh (Bank 4)

Value RAM 2—Index 50h - 57h (auto-increment) (BANK 5)

1 41 40 1 17 11 11 = 11 140 X 001		
Address A6-A0		
Auto-Increment	Description	
50h	5VSB reading	
51h	VBAT reading	
52h	Reserved	
53h	Reserved	
54h	5VSB High Limit	
55h	5VSB Low Limit.	
56h	VBAT High Limit	
57h	VBAT Low Limit	

SMSC Test Register -- Index 50h (Bank 6)

### **SERIAL IRQ**

LPC61W492 supports a serial IRQ scheme. This allow a signal line to be used to report the legacy ISA interrupt rerquests. Because more than one device may need to share the signal serial IRQ signal line, an open drain signal scheme is used. The clock source is the PCI clock. The serial interrupt is transfered on the IRQSER signal, one cycle consisting of three frames types: a start frame, several IRQ/Data frame, and one Stop frame.

### **Start Frame**

There are two modes of operation for the IRQSER Start frame: Quiet mode and Continuous mode. In the Quiet mode, the peripheral drives the SERIRQ signal activelow for one clock, and then tri-states it. This brings all the states machines of the peripherals from idle to active states. The host controller will then take over driving IRQSER signal low in the next clock and will continue driving the IRQSER low for programmable 3 to 7 clock periods. This makes the total number of clocks low for 4 to 8 clock periods. After these clocks, the host controller will drive the IRQSER high for one clock and then tristates it.

In the Continuous mode, only the host controller initiates the START frame to update IRQ/Data line information. The host controller drives the IRQSER signal low for 4 to 8 clock periods. Upon a reset, the IRQSER signal is defaulted to the Continuous mode for the host controller to initiate the first Start frame.

#### IRQ/Data Frame

Once the start frame has been initiated, all the peripherals must start counting frames based on the rsing edge of the start pulse. Each IRQ/Data Frame is three clocks: Sample phase, Recovery phase, and Turn-around phase.

During the Sample phase, the peripheral drives SERIRQ low if the corresponding IRQ is active. If the corresponding IRQ is inactive, then IRQSER must be left tri-stated. During the Recovery phase, the peripheral device drives the IRQSER high. During the Turn-around phase, the peripheral device left the IRQSER tri-stated. The IRQ/Data Frame has a number of specific order, as shown in the following Table.

**IRQSER Sampling Periods** 

IRQ/Data Frame	Signal Sampled	# of clocks past Start
1	IRQ0	2
2	IRQ1	5
3	nSMI	8
4	IRQ3	11
5	IRQ4	14
6	IRQ5	17
7	IRQ6	20
8	IRQ7	23
9	IRQ8	26
10	IRQ9	29
11	IRQ10	32
12	IRQ11	35
13	IRQ12	38
14	IRQ13	41
15	IRQ14	44
16	IRQ15	47
17	nIOCHCK	50
18	nINTA	53
19	nINTB	56
20	nINTC	59
21	nINTD	62
32:22	Unassigned	95

#### Stop Frame

After all IRQ/Data Frames have completed, the host controller will terminate IRQSER by a Stop frame. Only the host controller can initiate the Stop frame by driving IRQSER low for 2 or 3 clocks. If the Stop Frame is low for 2 clocks, the next IRQSER cycle's Sample mode is the Quiet mode. If the Stop Frame is low for 3 clocks, the next IRQSER cycle's Sample mode is the Continuous mode.

### **CONFIGURATION REGISTER**

### Chip (Global) Control Register

### CR02 (Default 0x00)

Bit 7 - 1: Reserved.

Bit 0: SWRST --> Soft Reset.

#### CR07

Bit 7 - 0: LDNB7 - LDNB0 --> Logical Device Number Bit 7 - 0

#### **CR20**

Bit 7 - 0: DEVIDB7 - DEBIDB0 --> Device ID Bit 7 - Bit 0 = 0x52 (read only).

#### **CR21**

Bit 7 - 0: DEVREVB7 - DEBREVB0 --> Device Rev Bit 7 - Bit 0 = 0x11 (read only).

### CR22 (Default 0xff)

Bit 7: Reserved.

Bit 6: HMPWD

- = 0 Power down
- = 1 No Power down

Bit 5: URBPWD

- = 0 Power down
- = 1 No Power down

### Bit 4: URAPWD

- = 0 Power down
- = 1 No Power down

Bit 3: PRTPWD

- = 0 Power down
- = 1 No Power down

Bit 2, 1: Reserved.

Bit 0: FDCPWD

- = 0 Power down
- = 1 No Power down

### CR23 (Default 0x00)

Bit 7 - 1: Reserved.

Bit 0: IPD (Immediate Power Down). When set to 1, it will put the whole chip into power down mode immediately.

# CR24 (Default 0b1s000s0s)

Bit 7: EN16SA

- = 0 12 bit Address Qualification
- = 1 16 bit Address Qualification

### Bit 6: CLKSEL

- = 0 The clock input on Pin 1 should be 24 MHz.
- = 1 The clock input on Pin 1 should be 48 MHz.

The corresponding power-on setting pin is SOUTB (pin 82).

Bit 5 - 3: Reserved.

Bit 2: ENKBC

- = 0 KBC is disabled after hardware reset.
- = 1 KBC is enabled after hardware reset.

This bit is read only, and set/reset by power-on setting pin. The corresponding power-on setting pin is SOUTA (pin 54).

- Bit 1: Reserved
- Bit 0: PNPCSV
  - = 0 The Compatible PnP address select registers have default values.
  - = 1 The Compatible PnP address select registers have no default value.

When trying to make a change to this bit, new value of PNPCVS must be complementary to the old one to make an effective change. For example, the user must set PNPCVS to 0 first and then reset it to 1 to reset these PnP registers if the present value of PNPCVS is 1. The corresponding power-on setting pin is NDTRA (pin 52).

### CR25 (Default 0x00)

- Bit 7 6: Reserved
- Bit 5: URBTRI
- Bit 4: URATRI
- Bit 3: PRTTRI
- Bit 2 1: Reserved
- Bit 0: FDCTRI

### CR26 (Default 0b0s000000)

- Bit 7: SEL4FDD
  - = 0 Select two FDD mode.
  - = 1 Select four FDD mode.

#### Bit 6: HEFRAS

These two bits define how to enable Configuration mode. The corresponding power-on setting pin is NRTSA (pin 51).

### HEFRAS Address and Value

- = 0 Write 87h to the location 2E twice.
- = 1 Write 87h to the location 4Etwice.

### Bit 5: LOCKREG

- = 0 Enable R/W Configuration Registers.
- = 1 Disable R/W Configuration Registers.

### Bit 4:Reserve

### Bit 3: DSFDLGRQ

- = 0 Enable FDC legacy mode on IRQ and DRQ selection, then DO register bit 3 is effective on selecting IRQ
- = 1 Disable FDC legacy mode on IRQ and DRQ selection, then DO register bit 3 is not effective on selecting IRQ

### Bit 2: DSPRLGRQ

- = 0 Enable PRT legacy mode on IRQ and DRQ selection, then DCR bit 4 is effective on selecting IRQ  $\,$
- = 1 Disable PRT legacy mode on IRQ and DRQ selection, then DCR bit 4 is not effective on selecting IRQ

### Bit 1: DSUALGRQ

- = 0 Enable UART A legacy mode IRQ selecting, then MCR bit 3 is effective on selecting IRQ
- = 1 Disable UART A legacy mode IRQ selecting, then MCR bit 3 is not effective on selecting IRQ

# Bit 0: DSUBLGRQ

= 0 Enable UART B legacy mode IRQ selecting, then MCR bit 3 is effective on selecting IRQ

= 1 Disable UART B legacy mode IRQ selecting, then MCR bit 3 is not effective on selecting **IRQ** 

# CR28 (Default 0x00)

Bit 7 - 3: Reserved.

Bit 2 - 0: PRTMODS2 - PRTMODS0

= 0xx Parallel Port Mode

= 100 Reserved

= 101 External FDC Mode

= 110 Reserved

= 111 External two FDC Mode

# CR29 (GPIO3 multiplexed pin selection register. VBAT powered. Default 0x00)

Bit 7: PIN64S

= 0 SUSLED (SUSLED control bits are in CRF3 of Logical Device 9)

= 1 GP35

Bit 6: PIN69S

= 00 nCIRRX = 01 GP34

Bit 5: PIN70S

= 0 nRSMRST

= 1 GP33

Bit 4: PIN71S

= 0 PWROK

= 1 GP32

Bit 3: PIN72S

= 0 nPWRCTL

= 1 GP31

Bit 2: PIN 73S

= 0 nSLP\_SX = 1 GP30

Bit 1: Reserved

Bit 0: Reserved

```
CR2A (GPIO multiplexed pin selection register 1. VCC powered. Default 0X7C)
   Bit 7: Port Select (select Game Port or General Purpose I/O Port 1)
       = 0 Game Port
       = 1 General Purpose I/O Port 1 (pin121~128 select function GP10~GP17 or KBC Port 1)
   Bit 6: PIN128S
       = 0 8042 P12
       = 1 GP10
   Bit 5: PIN127S
       = 0 8042 P13
       = 1 GP11
   Bit 4: PIN126S
       = 0 8042 P14
       = 1 GP12
   Bit 3: PIN125S
       = 0 8042 P15
       = 1 GP13
   Bit 2: PIN124S
       = 0 8042 P16
       = 1 GP14
   Bit 1: PIN120S
       = 0 MSO (MIDI Serial Output)
       = 1 IRQIN0 (select IRQ resource through CRF4 Bit 7-4 of Logical Device 8)
   Bit 1: PIN1119S
       = 0 MS1 (MIDI Serial Input)
       = 1 GP20
CR2B (GPIO multiplexed pin selection register 2. VCC powered. Default 0XC0)
   Bit 7:PIN91S
       = 0 SCL
= 1 GP21
   Bit 6:PIN90S
       = 0 SDA
       = 1 GP22
   Bit 5: PIN89S
       = 0 PLED (PLED0 control bits are in CRF5 of Logical Device 8)
       = 1 GP23
   Bit 4: PIN88S
       = 0 WDTO (Watch Dog Timer is controlled by CRF5, CRF6, CRF7 of Logical Device 8)
       = 1 GP24
   Bit 3: PIN87S
       = 0 IRRX
       = 1 GP25
   Bit 2: PIN86S
       = 0 IRTX
= 1 GP26
```

Bit 1-0:PIN 2S

- = 00 DRVDEN1
- = 01 IRQIN1 (select IRQ resource through CRF4 Bit 7-4 of Logical Device8)
- = 10 Reserved
- = 11 GP27

#### CR2C (Default 0x00)

Reserved

### CR2E (Default 0x00)

Test Modes: Reserved for SMSC.

#### CR2F (Default 0x00)

Test Modes: Reserved for SMSC.

### Logical Device 0 (FDC)

### CR30 (Default 0x01 if PNPCSV = 0 during POR, default 0x00 otherwise)

- Bit 7 1: Reserved.
- Bit 0: = 1 Activates the logical device.
  - = 0 Logical device is inactive.

# CR60, CR 61 (Derault 0x03, 0xf0 if PNPCSV = 0 during POR, default 0x00, 0x00 otherwise)

These two registers select FDC I/O base address [0x100:0xFF8] on 8 byte boundary.

### CR70 (Default 0x06 if PNPCSV = 0 during POR, default 0x00 otherwise)

- Bit 7 4: Reserved.
- Bit 3 0: These bits select IRQ resource for FDC.

### CR74 (Default 0x02 if PNPCSV = 0 during POR, default 0x04 otherwise)

- Bit 7 3: Reserved.
- Bit 2 0: These bits select DRQ resource for FDC.
  - = 0x00 DMA0
  - = 0x01 DMA1
  - = 0x02 DMA2
  - = 0x03 DMA3
  - = 0x04 0x07 No DMA active

### CRF0 (Default 0x0E)

### FDD Mode Register

Bit 7: FIPURDWN

This bit controls the internal pull-up resistors of the FDC input pins RDATA, INDEX, TRAKO, DSKCHG, and WP.

- = 0 The internal pull-up resistors of FDC are turned on.(Default)
- = 1 The internal pull-up resistors of FDC are turned off.

Bit 6: INTVERTZ

This bit determines the polarity of all FDD interface signals.

- = 0 FDD interface signals are active low.
- = 1 FDD interface signals are active high.

Bit 5: DRV2EN (PS2 mode only)

When this bit is a logic 0, indicates a second drive is installed and is reflected in status register A.

```
Bit 4: Swap Drive 0, 1 Mode
         = 0 No Swap (Default)
         = 1 Drive and Motor sel 0 and 1 are swapped.
   Bit 3 - 2 Interface Mode
         = 11 AT Mode (Default)
         = 10 (Reserved)
         = 01 PS/2
         = 00 Model 30
   Bit 1: FDC DMA Mode
         = 0 Burst Mode is enabled
         = 1 Non-Burst Mode (Default)
   Bit 0: Floppy Mode
         = 0 Normal Floppy Mode (Default)
         = 1 Enhanced 3-mode FDD
CRF1 (Default 0x00)
   Bit 7 - 6: Boot Floppy
         = 00 FDD A
         = 01 FDD B
         = 10 FDD C
         = 11 FDD D
   Bit 5, 4: Media ID1, Media ID0. These bits will be reflected on FDC's Tape Drive Register bit 7, 6.
   Bit 3 - 2: Density Select
         = 00 Normal (Default)
         = 01 Normal
         = 10 1 (Forced to logic 1)
         = 11 0 (Forced to logic 0)
   Bit 1: DISFDDWR
         = 0 Enable FDD write.
         = 1 Disable FDD write (forces pins WE, WD stay high).
   Bit 0: SWWP
         = 0 Normal, use WP to determine whether the FDD is write protected or not.
         = 1 FDD is always write-protected.
CRF2 (Default 0xFF)
   Bit 7 - 6: FDD D Drive Type
   Bit 5 - 4: FDD C Drive Type
   Bit 3 - 2: FDD B Drive Type
   Bit 1 - 0: FDD A Drive Type
CRF4 (Default 0x00)
FDD0 Selection:
   Bit 7: Reserved.
   Bit 6: Precomp. Disable.
         = 1 Disable FDC Precompensation.
         = 0 Enable FDC Precompensation.
   Bit 5: Reserved.
         Bit 4 - 3: DRTS1, DRTS0: Data Rate Table select (Refer to TABLE A).
         = 00 Select Regular drives and 2.88 format
         = 01
               3-mode drive
         = 10 2 Meg Tape
         = 11 Reserved
```

Bit 2: Reserved.

Bit 1:0: DTYPE0, DTYPE1: Drive Type select (Refer to TABLE B).

### CRF5 (Default 0x00)

FDD1 Selection: Same as FDD0 of CRF4.

### **TABLE A**

Drive Rate Table Select		Data Rate		Selected Data Rate		SELDEN
DRTS1	DRTS0	DRATE1	DRATE0	MFM	FM	
		1	1	1Meg		1
0	0	0	0	500K	250K	1
		0	1	300K	150K	0
		1	0	250K	125K	0
		1	1	1Meg		1
0	1	0	0	500K	250K	1
		0	1	500K	250K	0
		1	0	250K	125K	0
		1	1	1Meg		1
1	0	0	0	500K	250K	1
		0	1	2Meg		0
		1	0	250K	125K	0

### **TABLE B**

DTYPE0	DTYPE1	DRVDEN0 (pin 2)	DRVDEN1 (pin 3)	DRIVE TYPE
0	0	SELDEN	DRATE0	4/2/1 MB 3.5""
				2/1 MB 5.25"
				2/1.6/1 MB 3.5" (3-MODE)
0	1	DRATE1	DRATE0	
1	0	nSELDEN	DRATE0	
1	1	DRATE0	DRATE1	

### Logical Device 1 (Parallel Port)

# CR30 (Default 0x01 if PNPCSV = 0 during POR, default 0x00 otherwise)

Bit 7 - 1: Reserved.

Bit 0:

- = 1 Activates the logical device.
- = 0 Logical device is inactive.

# CR60, CR 61 (Default 0x03, 0x78 if PNPCSV = 0 during POR, default 0x00, 0x00 otherwise)

These two registers select Parallel Port I/O base address.

[0x100:0xFFC] on 4 byte boundary (EPP not supported) or

[0x100:0xFF8] on 8 byte boundary (all modes supported, EPP is only available when the base address is on 8 byte boundary).

### CR70 (Default 0x07 if PNPCSV = 0 during POR, default 0x00 otherwise)

Bit 7 - 4: Reserved.

Bit [3:0]: These bits select IRQ resource for Parallel Port.

### CR74 (Default 0x04)

Bit 7 - 3: Reserved.

Bit 2 - 0: These bits select DRQ resource for Parallel Port.

```
0x00=DMA0
0x01=DMA1
0x02=DMA2
0x03=DMA3
0x04 - 0x07= No DMA active

CRF0 (Default 0x3F)
Bit 7: Reserved.
Bit 6 - 3: ECP FIFO Threshold.
Bit 2 - 0: Parallel Port Mode (CR28 PRTMODS2 = 0)
= 100 Printer Mode (Default)
= 000 Standard and Bi-direction (SPP) mode
= 001 EPP - 1.9 and SPP mode
= 101 EPP - 1.7 and SPP mode
= 010 ECP mode
= 011 ECP and EPP - 1.9 mode
= 111 ECP and EPP - 1.7 mode.
```

## Logical Device 2 (UART A)¢)

# CR30 (Default 0x01 if PNPCSV = 0 during POR, default 0x00 otherwise)

Bit 7 - 1: Reserved.

Bit 0: = 1 Activates the logical device.

= 0 Logical device is inactive.

# CR60, CR 61 (Default 0x03, 0xF8 if PNPCSV = 0 during POR, default 0x00, 0x00 otherwise)

These two registers select Serial Port 1 I/O base address [0x100:0xFF8] on 8 byte boundary.

### CR70 (Default 0x04 if PNPCSV = 0 during POR, default 0x00 otherwise)

Bit 7 - 4: Reserved.

Bit 3 - 0: These bits select IRQ resource for Serial Port 1.

### CRF0 (Default 0x00)

Bit 7 - 2: Reserved.

Bit 1 - 0: SUACLKB1, SUACLKB0

- = 00 UART A clock source is 1.8462 MHz (24MHz/13)
- = 01 UART A clock source is 2 MHz (24MHz/12)
- = 10 UART A clock source is 24 MHz (24MHz/1)
- = 11 UART A clock source is 14.769 MHz (24MHz/1.625)

# Logical Device 3 (UART B)

### CR30 (Default 0x01 if PNPCSV = 0 during POR, default 0x00 otherwise)

Bit 7 - 1: Reserved.

Bit 0: = 1 Activates the logical device.

= 0 Logical device is inactive.

# CR60, CR 61 (Default 0x02, 0xF8 if PNPCSV = 0 during POR, default 0x00, 0x00 otherwise)

These two registers select Serial Port 2 I/O base address [0x100:0xFF8] on 8 byte boundary.

### CR70 (Default 0x03 if PNPCSV = 0 during POR, default 0x00 otherwise)

Bit 7 - 4: Reserved.

Bit [3:0]: These bits select IRQ resource for Serial Port 2.

### CRF0 (Default 0x00)

Bit 7 - 4: Reserved.

Bit 3: RXW4C

- = 0 No reception delay when SIR is changed from TX mode to RX mode.
- = 1 Reception delays 4 characters-time (40 bit-time) when SIR is changed from TX mode to RX mode.

Bit 2: TXW4C

- = 0 No transmission delay when SIR is changed from RX mode to TX mode.
- = 1 Transmission delays 4 characters-time (40 bit-time) when SIR is changed from RX mode to TX mode.

Bit 1 - 0: SUBCLKB1, SUBCLKB0

- = 00 UART B clock source is 1.8462 MHz (24MHz/13)
- = 01 UART B clock source is 2 MHz (24MHz/12)
- = 10 UART B clock source is 24 MHz (24MHz/1)
- = 11 UART B clock source is 14.769 MHz (24mhz/1.625)

### CRF1 (Default 0x00)

Bit 7: Reserved.

Bit 6: IRLOCSEL. IR I/O pins' location select.

- = 0 Through SINB/SOUTB.
- = 1 Through IRRX/IRTX.
- Bit 5: IRMODE2. IR function mode selection bit 2.
- Bit 4: IRMODE1. IR function mode selection bit 1.
- Bit 3: IRMODE0. IR function mode selection bit 0.

IR MODE	IR FUNCTION	IRTX	IRRX
00X	Disable	tri-state	high
010*	IrDA	Active pulse 1.6 μS	Demodulation into SINB/IRRX
011*	IrDA	Active pulse 3/16 bit time	Demodulation into SINB/IRRX
100	ASK-IR	Inverting IRTX/SOUTB pin	routed to SINB/IRRX
101	ASK-IR	Inverting IRTX/SOUTB & 500 KHZ clock	routed to SINB/IRRX
110	ASK-IR	Inverting IRTX/SOUTB	Demodulation into SINB/IRRX
111*	ASK-IR	Inverting IRTX/SOUTB & 500 KHZ clock	Demodulation into SINB/IRRX

Note: The notation is normal mode in the IR function.

- Bit 2: HDUPLX. IR half/full duplex function select.
  - = 0 The IR function is Full Duplex.
  - = 1 The IR function is Half Duplex.

Bit 1: TX2INV.

- = 0 The SOUTB pin of UART B function or IRTX pin of IR function in normal condition.
- = 1 Inverse the SOUTB pin of UART B function or IRTX pin of IR function.

Bit 0: RX2INV.

- = 0 the SINB pin of UART B function or IRRX pin of IR function in normal condition.
- = 1 inverse the SINB pin of UART B function or IRRX pin of IR function

## Logical Device 5 (KBC)

# CR30 (Default 0x01 if PNPCSV = 0 during POR, default 0x00 otherwise)

- Bit 7 1: Reserved.
- Bit 0: = 1 Activates the logical device.
  - = 0 Logical device is inactive.

# CR60, CR 61 (Default 0x00, 0x60 if PNPCSV = 0 during POR, default 0x00 otherwise)

These two registers select the first KBC I/O base address [0x100:0xFFF] on 1 byte boundary.

#### CR62, CR 63 (Default 0x00, 0x64 if PNPCSV = 0 during POR, default 0x00 otherwise)

These two registers select the second KBC I/O base address [0x100:0xFFF] on 1 byte boundary.

## CR70 (Default 0x01 if PNPCSV = 0 during POR, default 0x00 otherwise)

- Bit 7 4: Reserved.
- Bit [3:0]: These bits select IRQ resource for KINT (keyboard).

#### CR72 (Default 0x0C if PNPCSV = 0 during POR, default 0x00 otherwise)

- Bit 7 4: Reserved.
- Bit [3:0]: These bits select IRQ resource for MINT (PS2 Mouse)

#### CRF0 (Default 0x80)

- Bit 7 6: KBC clock rate selection
  - = 00 Select 6MHz as KBC clock input.
  - = 01 Select 8MHz as KBC clock input.
  - = 10 Select 12MHz as KBC clock input.
  - = 11 Select 16MHz as KBC clock input.
- Bit 5 3: Reserved.
- Bit 2: = 0 Port 92 disable.
  - = 1 Port 92 enable.
- Bit 1: = 0 Gate20 software control.
  - = 1 Gate20 hardware speed up.
- Bit 0: = 0 KBRST software control.
  - = 1 KBRST hardware speed up.

#### Logical Device 6 (CIR)

#### CR30 (Default 0x00)

- Bit 7 1: Reserved.
- Bit 0: = 1 Activates the logical device.
  - = 0 Logical device is inactive.

#### CR60, CR 61 (Default 0x00, 0x00)

These two registers select CIR I/O base address [0x100:0xFF8] on 8 byte boundary.

#### CR70 (Default 0x00)

- Bit 7 4: Reserved.
- Bit [3:0]: These bits select IRQ resource for CIR.

# Logical Device 7 (Game Port and MIDI Port and GPIO Port 1) CR30 (Default 0x00)

Bit 7 - 1: Reserved.

Bit 0: = 1 Activate Game Port and MIDI Port.

= 0 Game Port and MIDI Port is inactive.

# CR60, CR 61 (Default 0x02, 0x01 if PNPCSV = 0 during POR, default 0x00 otherwise)

These two registers select the Game Port base address [0x100:0xFFF] on 1 byte boundary.

#### CR62, CR 63 (Default 0x03, 0x30 if PNPCSV = 0 during POR, default 0x00 otherwise)

These two registers select the MIDI Port base address [0x100:0xFFF] on 2 byte boundary.

# CR70 (Default 0x09 if PNPCSV = 0 during POR, default 0x00 otherwise)

Bit 7 - 4: Reserved.

Bit [3:0]: These bits select IRQ resource for MIDI Port .

#### CRF0 (GP10-GP17 I/O selection register. Default 0xFF)

When set to a '1', respective GPIO port is programmed as an input port.

When set to a '0', respective GPIO port is programmed as an output port.

# CRF1 (GP10-GP17 data register. Default 0x00)

If a port is programmed to be an output port, then its respective bit can be read/written.

If a port is programmed to be an input port, then its respective bit can only be read.

#### CRF2 (GP10-GP17 inversion register. Default 0x00)

When set to a '1', the incoming/outgoing port value is inverted.

When set to a '0', the incoming/outgoing port value is the same as in data register.

# Logical Device 8 (GPIO Port 2)

# CR30 (GP20-GP27 Default 0x00)

Bit 7 - 1: Reserved.

Bit 0: = 1 Activate GPIO2.

= 0 GPIO2 is inactive.

#### CRF0 (GP20-GP27 I/O selection register. Default 0xFF)

When set to a '1', respective GPIO port is programmed as an input port.

When set to a '0', respective GPIO port is programmed as an output port.

# CRF1 (GP20-GP27 data register. Default 0x00)

If a port is programmed to be an output port, then its respective bit can be read/written.

If a port is programmed to be an input port, then its respective bit can only be read.

#### CRF2 (GP20-GP27 inversion register. Default 0x00)

When set to a '1', the incoming/outgoing port value is inverted.

When set to a '0', the incoming/outgoing port value is the same as in data register.

#### CRF3 (Default 0x00)

Bit 7 - 4: These bits select IRQ resource for IRQIN1.

Bit 3 - 0: These bits select IRQ resource for IRQIN0.

CRF4 (Reserved)

# CRF5 (PLED mode register. Default 0x00)

Bit 7-6: select PLED mode

- = 00 Power LED pin is tri-stated.
- = 01 Power LED pin is drived low.
- = 10 Power LED pin is a 1Hz toggle pulse with 50 duty cycle.
- = 11 Power LED pin is a 1/4Hz toggle pulse with 50 duty cycle.

Bit 5-4: Reserved

Bit 3: select WDTO count mode.

- = 0 Second
- = 1 Minute

Bit 2: Enable the rising edge of keyboard Reset (P20) to force Time-out event.

- = 0 Disable
- = 1 Enable

Bit 1-0: Reserved

## CRF6 (Default 0x00)

Watch Dog Timer Time-out value. Writing a non-zero value to this register causes the counter to load the value to Watch Dog Counter and start counting down. If the Bit 7 and Bit 6 are set, any Mouse Interrupt or Keyboard Interrupt event will also cause the reload of previously-loaded non-zero value to Watch Dog Counter and start counting down. Reading this register returns current value in Watch Dog Counter instead of Watch Dog Timer Time-out value.

Bit 7 - 0:

- = 0x00 Time-out Disable
- = 0x01 Time-out occurs after 1 second/minute
- = 0x02 Time-out occurs after 2 second/minutes
- = 0x03 Time-out occurs after 3 second/minutes

= 0xFF Time-out occurs after 255 second/minutes

## CRF7 (Default 0x00)

Bit 7: Mouse interrupt reset Enable or Disable

- = 1 Watch Dog Timer is reset upon a Mouse interrupt
- = 0 Watch Dog Timer is not affected by Mouse interrupt

Bit 6: Keyboard interrupt reset Enable or Disable

- = 1 Watch Dog Timer is reset upon a Keyboard interrupt
- = 0 Watch Dog Timer is not affected by Keyboard interrupt

Bit 5: Force Watch Dog Timer Time-out, Write only\*

= 1 Force Watch Dog Timer time-out event; this bit is self-clearing.

Bit 4: Watch Dog Timer Status, R/W

- = 1 Watch Dog Timer time-out occurred.
- = 0 Watch Dog Timer counting

Bit 3 -0: These bits select IRQ resource for Watch Dog. Setting of 2 selects SMI.

# Logical Device 9 (GPIO Port 3 This power of the Port is standby source (VSB) ) CR30 (Default 0x00)

Bit 7 - 1: Reserved.

Bit 0: = 1 Activate GPIO3.

= 0 GPIO3 is inactive.

#### CRF0 (GP30-GP35 I/O selection register. Default 0xFF Bit 7-6: Reserve)

When set to a '1', respective GPIO port is programmed as an input port.

When set to a '0', respective GPIO port is programmed as an output port.

#### CRF1 (GP30-GP35 data register. Default 0x00 Bit 7-6: Reserve)

If a port is programmed to be an output port, then its respective bit can be read/written.

If a port is programmed to be an input port, then its respective bit can only be read.

# CRF2 (GP30-GP35 inversion register. Default 0x00 Bit 7-6: Reserve)

When set to a '1', the incoming/outgoing port value is inverted.

When set to a '0', the incoming/outgoing port value is the same as in data register.

#### CRF3 (SUSLED mode register. Default 0x00)

Bit 7-6: select Suspend LED mode

- = 00 Suspend LED pin is drived low.
- = 01 Suspend LED pin is tri-stated.
- = 10 Suspend LED pin is a 1Hz toggle pulse with 50 duty cycle.
- = 11 Suspend LED pin is a 1/4Hz toggle pulse with 50 duty cycle.

This mode selection bit 7-6 keep its settings until battery power loss.

Bit 5 - 0: Reserved.

#### Logical Device A (ACPI)

CR30 (Default 0x00)

- Bit 7 1: Reserved.
- Bit 0: = 1 Activates the logical device.
  - = 0 Logical device is inactive.

#### CR70 (Default 0x00)

- Bit 7 4: Reserved.
- Bit 3 0: These bits select IRQ resources for nPME.

#### CRE0 (Default 0x00)

- Bit 7: DIS-PANSW\_IN. Disable panel switch input to turn system power supply on.
  - = 0 PANSW\_IN is wire-ANDed and connected to PANSW\_OUT.
  - : 1 PANSW\_IN is blocked and can not affect PANSW\_OUT.
- Bit 6: ENKBWAKEUP. Enable Keyboard to wake-up system via PANSW\_OUT.
  - = 0 Disable Keyboard wake-up function.
  - = 1 Enable Keyboard wake-up function.
- Bit 5: ENMSWAKEUP. Enable Mouse to wake-up system via PANSW\_OUT.
  - = 0 Disable Mouse wake-up function.
  - = 1 Enable Mouse wake-up function.
- Bit 4: MSRKEY. Select Mouse Left/Right Botton to wake-up system via PANSW\_OUT.
  - = 0 Select click on Mouse Left-botton twice to wake the system up.
  - = 1 Select click on Mouse right-botton twice to wake the system up.
- Bit 3: ENCIRWAKEUP. Enable CIR to wake-up system via PANSW\_OUT.
  - = 0 Disable CIR wake-up function.
  - = 1 Enable CIR wake-up function.
- Bit 2: KB/MS Swap. Enable Keyboard/Mouse port-swap.
  - = 0 Keyboard/Mouse ports are not swapped.
  - = 1 Keyboard/Mouse ports are swapped.
- Bit 1: MSXKEY. Enable any character received from Mouse to wake-up the system.
  - = 0 Only click Mouse left/right-botton twice can wake the system up.
  - = 1 Only click Mouse left/right-botton once can wake the system up.
- Bit 0: KBXKEY. Enable any character received from Keyboard to wake-up the system.
  - Only predetermined specific key combination can wake up the system.
     Any character received from Keyboard can wake up the system.

# CRE1 (Default 0x00) Keyboard Wake-Up Index Register

This register is used to indicate which Keyboard Wake-Up Shift register or Predetermined key Register is to be read/written via CRE2. The range of Keyboard wake-up index register is 0x00 - 0x19, and the range of CIR wake-up index register is 0x20 - 0x2F.

#### CRE2 Keyboard Wake-Up Data Register

This register holds the value of wake-up key register indicated by CRE1. This register can be read/written.

### CRE3 (Read only) Keyboard/Mouse Wake-Up Status Register

Bit 7-5: Reserved.

#### Bit 4: PWRLOSS STS: This bit is set when power loss occurs.

Bit 3: CIR\_STS. The Panel switch event is caused by CIR wake-up event. This bit is cleared by reading this register.

Bit 2: PANSW\_STS. The Panel switch event is caused by PANSW\_IN. This bit is cleared by reading this register.

Bit 1: Mouse\_STS. The Panel switch event is caused by Mouse wake-up event. This bit is cleared by reading this register.

Bit 0: Keyboard\_STS. The Panel switch event is caused by Keyboard wake-up event. This bit is cleared by reading this register.

#### CRE4 (Default 0x00)

Bit 7: Power loss control bit 2.

0 = Disable ACPI resume.

1 = Enable ACPI resume.

Bit 6-5: Power loss control bit <1:0>

00 = System always turn off when come back from power loss state.

01 = System always turn on when come back from power loss state.

10 = System turn on/off when come back from power loss state depend on the state before power loss.

11 = Reserved.

Bit 4: Suspend clock source select

0 = Use internal clock source.

1 = Use external suspend clock source(32.768KHz).

Bit 3: Keyboard wake-up type select for wake-up the system from S1/S2.

0 = Password or Hot keys programmed in the registers.

1 =Anv kev.

Bit 2: Enable all wake-up event set in CRE0 can wake-up the system from S1/S2 state. This bit is cleared when wake-up event occurs.

0 = Disable.

1 = Enable.

Bit 1 - 0: Reserved.

#### CRE5 (Default 0x00)

Bit 7: Reserved.

Bit 6 - 0: Compared Code Length. When the compared codes are storaged in the data register, these data length should be written to this register.

# CRE6 (Default 0x00)

Bit 7 - 6: Reserved.

Bit 5 - 0: CIR Baud Rate Divisor. The clock base of CIR is 32khz, so that the baud rate is 32kHz divided by (CIR Baud Rate Divisor + 1).

#### CRE7 (Default 0x00)

- Bit 7 3: Reserved.
- Bit 2: Reset CIR Power-On function. After using CIR power-on, the software should write logical 1 to restart CIR power-on function.
- Bit 1: Invert RX Data.
- = 1 Inverting RX Data.
  - = 0 Not inverting RX Data.
- Bit 0: Enable Demodulation.
- = 1 Enable received signal to demodulate.
- = 0 Disable received signal to demodulate.

#### CRF0 (Default 0x00)

- Bit 7: CHIPPME. Chip level auto power management enable.
  - = 0 Disable the auto power management functions
  - = 1 Enable the auto power management functions.
- Bit 6: CIRPME. Consumer IR port auto power management enable.
  - = 0 Disable the auto power management functions
  - = 1 Enable the auto power management functions.
- Bit 5: MIDIPME. MIDI port auto power management enable.
  - = 0 Disable the auto power management functions
  - = 1 Enable the auto power management functions.
- Bit 4: Reserved. Return zero when read.
- Bit 3: PRTPME. Printer port auto power management enable.
  - = 0 Disable the auto power management functions.
  - = 1 Enable the auto power management functions.
- Bit 2: FDCPME. FDC auto power management enable.
  - = 0 Disable the auto power management functions.
  - = 1 Enable the auto power management functions.
- Bit 1: URAPME. UART A auto power management enable.
  - = 0 Disable the auto power management functions.
  - = 1 Enable the auto power management functions.
- Bit 0: URBPME. UART B auto power management enable.
  - = 0 Disable the auto power management functions.
  - = 1 Enable the auto power management functions.

#### CRF1 (Default 0x00)

Bit 7: WAK\_STS. This bit is set when the chip is in the sleeping state and an enabled resume event occurs. Upon setting this bit, the sleeping/working state machine will transition the system to the working state. This bit is only set by hardware and is cleared by writing a 1 to this bit position or by the sleeping/working state machine automatically when the global standby timer expires.

- = 0 The chip is in the sleeping state.
- = 1 The chip is in the working state.
- Bit 6 5: Devices' trap status.
- Bit 4: Reserved. Return zero when read.
- Bit 3 0: Devices' trap status.

#### CRF3 (Default 0x00)

- Bit 7 6: Reserved. Return zero when read.
- Bit 5 0: Device's IRQ status.

These bits indicate the IRQ status of the individual device respectively. The device's IRQ status bit is set by their source device and is cleared by writing a 1. Writing a 0 has no effect.

- Bit 5: MOUIRQSTS. MOUSE IRQ status.
- Bit 4: KBCIRQSTS. KBC IRQ status.
- Bit 3: PRTIRQSTS. printer port IRQ status.
- Bit 2: FDCIRQSTS. FDC IRQ status.
- Bit 1: URAIRQSTS. UART A IRQ status.
- Bit 0: URBIRQSTS. UART B IRQ status.

#### CRF4 (Default 0x00)

- Bit 7 6: Reserved. Return zero when read.
- Bit 5 0: These bits indicate the IRQ status of the individual GPIO function or logical device respectively. The status bit is set by their source function or device and is cleared by writing a 1. Writing a 0 has no effect.
- Bit 5: HMIRQSTS. Hardware monitor IRQ status.
- Bit 4: WDTIRQSTS. Watch dog timer IRQ status.
- Bit 3: CIRIRQSTS. Consumer IR IRQ status.
- Bit 2: MIDIIRQSTS. MIDI IRQ status.
- Bit 1: IRQIN1STS. IRQIN1 status.
- Bit 0: IRQIN0STS. IRQIN0 status.

#### CRF6 (Default 0x00)

- Bit 7 6: Reserved. Return zero when read.
- Bit 5 0: Enable bits of the nSMI/nPME generation due to the device's IRQ.

These bits enable the generation of an nSMI/nPME interrupt due to any IRQ of the devices.

nSMI/nPME logic output = (MOUIRQEN and MOUIRQSTS) or (KBCIRQEN and KBCIRQSTS) or (PRTIRQEN and PRTIRQSTS) or (FDCIRQEN and FDCIRQSTS) or

(URAIRQEN and URAIRQSTS) or (URBIRQEN and URBIRQSTS) or

(HMIRQEN and HMIRQSTS) or (WDTIRQEN and WDTIRQSTS) or

(IRQIN3EN and IRQIN3STS) or (IRQIN2EN and IRQIN2STS) or

(IRQIN1EN and IRQIN1STS) or (IRQIN0EN and IRQIN0STS)

#### Bit 5: MOUIRQEN.

- = 0 Disable the generation of an nSMI/nPME interrupt due to MOUSE's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to MOUSE's IRQ.

#### Bit 4: KBCIRQEN.

- = 0 Disable the generation of an nSMI/nPME interrupt due to KBC's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to KBC's IRQ.

#### Bit 3: PRTIRQEN.

- = 0 Disable the generation of an nSMI/nPME interrupt due to printer port's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to printer port's IRQ.

#### Bit 2: FDCIRQEN.

- = 0 Disable the generation of an nSMI/nPME interrupt due to FDC's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to FDC's IRQ.

#### Bit 1: URAIRQEN.

- = 0 Disable the generation of an nSMI/nPME interrupt due to UART A's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to UART A's IRQ.

# Bit 0: URBIRQEN.

= 0 Disable the generation of an nSMI/nPME interrupt due to UART B's IRQ.

= 1 Enable the generation of an nSMI/nPME interrupt due to UART B's IRQ.

#### CRF7 (Default 0x00)

- Bit 7 6: Reserved. Return zero when read.
- Bit 5 0: Enable bits of the generation due to the GPIO IRQ function or device's IRQ. Bit 5: HMIRQEN.
  - = 0 Disable the generation of an nSMI/nPME interrupt due to hardware monitor's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to hardware monitor's IRQ. Bit 4: WDTIRQEN.
  - = 0 Disable the generation of an nSMI/nPME interrupt due to watch dog timer's IRQ.
  - = 1 Enable the generation of an nSMI/nPME interrupt due to watch dog timer's IRQ.

#### Bit 3: CIRIRQEN.

- = 0 Disable the generation of an nSMI/nPME interrupt due to CIR's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to CIR's IRQ.

#### Bit 2: MIDIIRQEN.

- = 0 Disable the generation of an nSMI/nPME interrupt due to MIDI's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to MIDI's IRQ.

#### Bit 1: IRQIN1EN.

- = 0 Disable the generation of an nSMI/nPME interrupt due to IRQIN1's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to IRQIN1's IRQ.

#### Bit 0: IRQIN0EN.

- = 0 Disable the generation of an nSMI/nPME interrupt due to IRQIN0's IRQ.
- = 1 Enable the generation of an nSMI/nPME interrupt due to IRQIN0's IRQ.

# CRF9 (Default 0x00)

- Bit 7 3: Reserved. Return zero when read.
- Bit 2: PME\_EN: Select the power management events to be either an nPME or nSMI interrupt for the IRQ events. Note that: this bit is valid only when SMIPME\_OE = 1.
  - = 0 The power management events will generate an nSMI event.
  - = 1 The power management events will generate an nPME event.
- Bit 1: FSLEEP: This bit selects the fast expiry time of individual devices.
  - = 0 1 second.
  - = 1 8 milli-seconds.
- Bit 0: SMIPME\_OE: This is the nSMI and nPME output enable bit.
  - = 0 Neither nSMI nor nPME will be generated. Only the IRQ status bit is set.
  - = 1 An nSMI or nPME event will be generated.

#### CRFE, FF (Default 0x00)

Reserved for SMSC test.

# **Logical Device B (Hardware Monitor)**

CR30 (Default 0x00)

Bit 7 - 1: Reserved.

Bit 0: = 1 Activates the logical device.

= 0 Logical device is inactive.

CR60, CR 61 (Default 0x00, 0x00)

These two registers select Hardware Monitor base address [0x100:0xFFF] on 8-byte boundary. CR70 (Default 0x00)

Bit 7 - 4: Reserved.

Bit 3 - 0: These bits select IRQ resource for Hardware Monitor.

CRF0 (Default 0x00)

Bit 7 - 1: Reserved.

Bit 0: Disable initial abnormal beep (VcoreA and +3.3 V)

Enable power-on abnormal beep Disable power-on abnormal beep

= 1

# **SPECIFICATIONS**

**Absolute Maximum Ratings** 

PARAMETER	RATING	UNIT
Power Supply Voltage (5V)	-0.5 to 7.0	V
Input Voltage	-0.5 to VDD+0.5	V
RTC Battery Voltage VBAT	1.8 to 4.0	V
Operating Temperature	0 to +70	°C
Storage Temperature	-55 to +150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

# DC CHARACTERISTICS

 $(Ta = 0^{\circ} C \text{ to } 70^{\circ} C, VDD = 5V \pm 10\%, VSS = 0V)$ 

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	CONDITIONS
RTC Battery Quiescent	IBAT			2.4	uA	VBAT = 2.5 V
Current						
ACPI Stand-by Power	IBAT			2.0	mA	VSB = 5.0 V, All ACPI pins are
Supply Quiescent Current						not connected.
I/O <sub>8t</sub> - TTL level bi-direction	al pin wit	h source	e-sink cap	ability of 8	mA .	
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Output Low Voltage	VOL			0.4	V	IOL = 8 mA
Output High Voltage	VOH	2.4			V	IOH = - 8 mA
Input High Leakage	ILIH			+10	μΑ	VIN = VDD
Input Low Leakage	ILIL			-10	μΑ	VIN = 0V
I/O <sub>12t</sub> - TTL level bi-direction	nal pin w	ith sour	ce-sink ca	pability of	12 mA	
Input Low Voltage	VIL			0.8	V	
Input High Voltage	VIH	2.0			V	
Output Low Voltage	VOL			0.4	V	IOL = 12 mA
Output High Voltage	VOH	2.4			V	IOH = -12 mA
Input High Leakage	ILIH			+10	μΑ	VIN = VDD
Input Low Leakage	ILIL		_	-10	μΑ	VIN = 0V

# DC CHARACTERISTICS, continued


	PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	CONDITIONS	
	I/O <sub>12tp3</sub> - 3.3 V TTL level bi-directional pin with source-sink capability of 12 mA							
Output Low Voltage         VOL         0.4         V         IOL = 12 mA           Output High Voltage         VOH         2.4         V         IOH = -12 mA           Input High Leakage         ILIH         +10         μA         VIN = 3.3V           Input Low Leakage         ILIL         -10         μA         VIN = 0V           Input Low Voltage         ILIL         0.8         V           Input High Voltage         VIL         0.8         V           Output Low Voltage         VOL         0.4         V         IOL = 12 mA           Input High Voltage         VOL         0.4         V         IOL = 12 mA           Input Low Voltage         VOL         0.4         V         IOL = 12 mA           Input Low Loakage         ILIH         +10         μA         VIN = 0.0           Input Low Loakage         ILIL         0.8         V           Input Low Voltage         VIL         0.8         V           Input High Voltage         VIH         2.0         V           Output High Voltage         VOL         0.4         V         IOL = 24 mA           Output High Voltage         VOH         2.4         V         IOH = -24 mA	Input Low Voltage				0.8	V		
Output High Voltage       VOH       2.4       VIOH = -12 mA         Input High Leakage       ILIH       +10       μA       VIN = 3.3V         Input Low Leakage       ILIL       -10       μA       VIN = 0V         I/OD12t - TTL level bi-directional pin with sink capability of 12 mA and open-drain         Input Low Voltage       VIL       0.8       V         Input High Voltage       VIH       2.0       V         Output Low Voltage       VOL       0.4       V       IOL = 12 mA         Input High Leakage       ILIH       +10       μA       VIN = 3.3V         Input Low Leakage       ILIL       -10       μA       VIN = 0V         I/O24t - TTL level bi-directional pin with source-sink capability of 24 mA       Input Low Voltage       VIL       0.8       V         Input High Voltage       VIH       2.0       V       V       Input High Voltage       VIL       0.8       V         Output Low Voltage       VOL       0.4       V       IOL = 24 mA       IOL = 24 mA         Output High Voltage       VOH       2.4       V       IOH = -24 mA         Output High Voltage       VOL       0.4       V       IOL = 12 mA         Output Low Voltage       VOL <td>Input High Voltage</td> <td>VIH</td> <td>2.0</td> <td></td> <td></td> <td>V</td> <td></td>	Input High Voltage	VIH	2.0			V		
Input High Leakage ILIH	Output Low Voltage	VOL			0.4	V	IOL = 12 mA	
Input Low Leakage ILIL	Output High Voltage		2.4			V		
Input Low Voltage   VIL   0.8   V     VIDL = 12 mA   VIN = VOL   VIDL = 24 mA   VIDL = 24 mA	Input High Leakage	ILIH			+10	μΑ	VIN = 3.3V	
Input Low Voltage	Input Low Leakage	ILIL			-10	μΑ	VIN = 0V	
Input High Voltage	I/OD <sub>12t</sub> - TTL level bi-c	directiona	l pin with si	ink capal	oility of 12 n	nA and c	ppen-drain	
Output Low Voltage     VOL     0.4     V IOL = 12 mA       Input High Leakage     ILIH     +10     μA     VIN = 3.3V       Input Low Leakage     ILIL     -10     μA     VIN = 0V       I/O24t - TTL level bi-directional pin with source-sink capability of 24 mA       Input Low Voltage     VIL     0.8     V       Input High Voltage     VIH     2.0     V       Output Low Voltage     VOL     0.4     V     IOL = 24 mA       Output High Voltage     VOH     2.4     V     IOH = -24 mA       Input High Leakage     ILIH     +10     μA     VIN = VDD       Input Low Leakage     ILIL     -10     μA     VIN = 0V       OUT12t - TTL level output pin with source-sink capability of 12 mA       Output Low Voltage     VOL     0.4     V     IOL = 12 mA       Output High Voltage     VOL     0.4     V     IOL = 12 mA       Output Low Voltage     VOL     0.4     V     IOL = 12 mA       Output Low Voltage     VOH     2.4     V     IOL = 12 mA       Output High Voltage     VOH     2.4     V     IOL = 12 mA       Output Low Voltage     VOH     2.4     V     IOL = 12 mA       Output Low Voltage     VOH     2.4     V     <	Input Low Voltage				0.8	V		
Input High Leakage ILIH	Input High Voltage		2.0			V		
Input Low Leakage ILIL	Output Low Voltage				0.4	V	_	
I/O <sub>24t</sub> - TTL level bi-directional pin with source-sink capability of 24 mA	Input High Leakage	ILIH			+10	μΑ	VIN = 3.3V	
Input Low Voltage VIL 0.8 V Input High Voltage VIH 2.0 V Output Low Voltage VOL 0.4 V IOL = 24 mA Output High Voltage VOH 2.4 V IOH = -24 mA Input High Leakage ILIH +10 µA VIN = VDD Input Low Leakage ILIL -10 µA VIN = 0V  OUT12t - TTL level output pin with source-sink capability of 12 mA Output Low Voltage VOL 0.4 V IOL = 12 mA Output High Voltage VOH 2.4 V IOH = -12 mA  OUT12tp3 - 3.3 V TTL level output pin with source-sink capability of 12 mA Output Low Voltage VOL 0.4 V IOL = 12 mA Output Low Voltage VOL 0.4 V IOL = 12 mA Output High Voltage VOL 0.4 V IOL = 12 mA Output High Voltage VOH 2.4 V IOL = 12 mA Output High Voltage VOH 2.4 V IOH = -12 mA Output High Voltage VOH 0.4 V IOH = -12 mA Output High Voltage VOH 0.4 V IOH = -12 mA Output Low Voltage VOL 0.4 V IOL = 12 mA Output Low Voltage VOL 0.4 V IOL = 12 mA Output Low Voltage VOL 0.4 V IOL = 12 mA Output Low Voltage VOL 0.4 V IOL = 12 mA Output Low Voltage VOL 0.4 V IOL = 12 mA	Input Low Leakage						_	
Input High Voltage VIH 2.0	I/O <sub>24t</sub> - TTL level bi-dir	rectional p	oin with sou	urce-sink	capability	of 24 mA		
Output Low Voltage       VOL       0.4       V       IOL = 24 mA         Output High Voltage       VOH       2.4       V       IOH = -24 mA         Input High Leakage       ILIH       +10       μA       VIN = VDD         Input Low Leakage       ILIL       -10       μA       VIN = 0V         OUT12t - TTL level output pin with source-sink capability of 12 mA         Output Low Voltage       VOL       0.4       V       IOL = 12 mA         Output High Voltage       VOH       2.4       V       IOL = 12 mA         Output Low Voltage       VOL       0.4       V       IOL = 12 mA         Output High Voltage       VOH       2.4       V       IOH = -12 mA         Output High Voltage       VOH       2.4       V       IOH = -12 mA         Output High Voltage       VOH       2.4       V       IOH = -12 mA         Output Low Voltage       VOL       0.4       V       IOL = 12 mA         Output Low Voltage       VOL       0.4       V       IOL = 12 mA         Output Low Voltage       VOL       0.4       V       IOL = 12 mA         Output Low Voltage       VOL       0.4       V       IOL = 12 mA         Outp	Input Low Voltage	VIL			0.8	V		
Output High Voltage     VOH     2.4     VIOH = -24 mA       Input High Leakage     ILIH     +10     μA     VIN = VDD       Input Low Leakage     ILIL     -10     μA     VIN = 0V       OUT12t - TTL level output pin with source-sink capability of 12 mA       Output Low Voltage     VOL     0.4     VIOL = 12 mA       Output High Voltage     VOH     2.4     VIOH = -12 mA       Output Low Voltage     VOL     0.4     VIOL = 12 mA       Output Low Voltage     VOH     2.4     VIOH = -12 mA       Output High Voltage     VOH     2.4     VIOH = -12 mA       Output High Voltage     VOH     2.4     VIOH = -12 mA       Output Low Voltage     VOL     0.4     VIOL = 12 mA       Output Low Voltage     VOL     0.4     VIOL = 12 mA       Output Low Voltage     VOL     0.4     VIOL = 12 mA       Output Low Voltage     VOL     0.4     VIOL = 12 mA       Output Low Voltage     VOL     0.4     VIOL = 12 mA       Output Low Voltage     VOL     0.4     VIOL = 12 mA	Input High Voltage	VIH	2.0			V		
Input High Leakage ILIH	Output Low Voltage	VOL			0.4	V	IOL = 24 mA	
Input Low Leakage ILIL -10 µA VIN = 0V  OUT12t - TTL level output pin with source-sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  OUT12tp3 - 3.3 V TTL level output pin with source-sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  Output Low Voltage VOH 2.4 V IOH = -12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  Output Low Voltage VOH 0.4 V IOH = -12 mA  Output Low Voltage VOL 0.4 V IOH = -12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA	Output High Voltage	VOH	2.4			V	IOH = -24 mA	
OUT12t - TTL level output pin with source-sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  OUT12tp3 - 3.3 V TTL level output pin with source-sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  OD12 - Open-drain output pin with sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  OD24 - Open-drain output pin with sink capability of 24 mA	Input High Leakage	ILIH			+10	μΑ	VIN = VDD	
Output Low Voltage VOL 0.4 V IOL = 12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  OUT12tp3 - 3.3 V TTL level output pin with source-sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  OUT12 - Open-drain output pin with sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  OUTPUT Low Voltage VOL 0.4 V IOL = 12 mA	Input Low Leakage	ILIL			-10	μΑ	VIN = 0V	
Output High Voltage VOH 2.4 V IOH = -12 mA  OUT12tp3 - 3.3 V TTL level output pin with source-sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  OD12 - Open-drain output pin with sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  OUtput Low Voltage VOL 0.4 V IOL = 12 mA  OD24 - Open-drain output pin with sink capability of 24 mA	OUT <sub>12t</sub> - TTL level out	put pin w	ith source-s	sink capa	bility of 12	mA		
OUT12tp3 - 3.3 V TTL level output pin with source-sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  Output High Voltage VOH 2.4 V IOH = -12 mA  OD12 - Open-drain output pin with sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  OD24 - Open-drain output pin with sink capability of 24 mA	Output Low Voltage	VOL			0.4	V	IOL = 12 mA	
Output Low Voltage         VOL         0.4         V IOL = 12 mA           Output High Voltage         VOH         2.4         V IOH = -12 mA           OD12 - Open-drain output pin with sink capability of 12 mA         Output Low Voltage         VOL         0.4         V IOL = 12 mA           OD24 - Open-drain output pin with sink capability of 24 mA	Output High Voltage					•		
Output High Voltage VOH 2.4 V IOH = -12 mA  OD12 - Open-drain output pin with sink capability of 12 mA  Output Low Voltage VOL 0.4 V IOL = 12 mA  OD24 - Open-drain output pin with sink capability of 24 mA	OUT <sub>12tp3</sub> - 3.3 V TTL level output pin with source-sink capability of 12 mA							
OD12 - Open-drain output pin with sink capability of 12 mA Output Low Voltage VOL 0.4 V IOL = 12 mA OD24 - Open-drain output pin with sink capability of 24 mA	Output Low Voltage	VOL					IOL = 12 mA	
Output Low Voltage VOL 0.4 V IOL = 12 mA  OD24 - Open-drain output pin with sink capability of 24 mA	Output High Voltage					V	IOH = -12 mA	
OD <sub>24</sub> - Open-drain output pin with sink capability of 24 mA	OD <sub>12</sub> - Open-drain output pin with sink capability of 12 mA							
	Output Low Voltage				• • • • • • • • • • • • • • • • • • • •	V	IOL = 12 mA	
Output Low Voltage VOL 0.4 V IOL = 24 mA	OD <sub>24</sub> - Open-drain out	put pin w	ith sink cap	ability of	24 mA			
	Output Low Voltage	VOL			0.4	V	IOL = 24 mA	

# DC CHARACTERISTICS, continued


PARAMETER PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	CONDITIONS	
INtd - TTL level input pin with internal pull down resistor							
Input Low Voltage	VIL			0.8	V		
Input High Voltage	VIH	2.0			V		
Input High Leakage	ILIH			+10	μΑ	VIN = VDD	
Input Low Leakage	ILIL			-10	μΑ	VIN = 0 V	
pull down resistor	R			47	ΚΩ		
INt - TTL level input pin							
Input Low Voltage	VIL			0.8	V		
Input High Voltage	VIH	2.0			V		
Input High Leakage	ILIH			+10	μΑ	VIN = VDD	
Input Low Leakage	ILIL			-10	μΑ	VIN = 0 V	
IN <sub>CS</sub> - CMOS level Schmitt-t	riggered in	put pin					
Input Low Threshold Voltage	Vt-	1.3	1.5	1.7	V	VDD = 5 V	
Input High Threshold Voltage	Vt+	3.2	3.5	3.8	V	VDD = 5 V	
Hystersis	VTH	1.5	2		V	VDD = 5 V	
Input High Leakage	ILIH			+10	μΑ	VIN = VDD	
Input Low Leakage	ILIL			-10	μΑ	VIN = 0 V	
INts - TTL level Schmitt-trig	gered inpu	t pin					
Input Low Threshold Voltage	Vt-	0.5	0.8	1.1	V	VDD = 5 V	
Input High Threshold Voltage	Vt+	1.6	2.0	2.4	V	VDD = 5 V	
Hystersis	VTH	0.5	1.2		V	VDD = 5 V	
Input High Leakage	ILIH			+10	μΑ	VIN = VDD	
Input Low Leakage	ILIL			-10	μА	VIN = 0 V	
IN <sub>tsp3</sub> - 3.3 V TTL level Schmi	tt-triggered	l input pin					
Input Low Threshold Voltage	Vt-	0.5	0.8	1.1	V	VDD = 3.3 V	
Input High Threshold Voltage	Vt+	1.6	2.0	2.4	V	VDD = 3.3 V	
Hystersis	VTH	0.5	1.2		V	VDD = 3.3 V	
Input High Leakage	ILIH			+10	μΑ	VIN = 3.3 V	
Input Low Leakage	ILIL			-10	μΑ	VIN = 0 V	

# **APPLICATION CIRCUITS**


#### **Parallel Port Extension FDD**



# **Parallel Port Extension 2FDD**




#### **Four FDD Mode**



# **PACKAGE DIMENSIONS**

# (128 Pin QFP)



© STANDARD MICROSYSTEMS CORPORATION (SMSC) 2000



80 Arkay Drive Hauppauge, NY 11788 (631) 435-6000 FAX (631) 273-3123

Standard Microsystems is a registered trademark of Standard Microsystems Corporation, and SMSC is a trademark of Standard Microsystems Corporation. Pentium is a registered trademark of Intel Corporation. Product names and company names are the trademarks of their respective holders. Circuit diagrams utilizing SMSC products are included as a means of illustrating typical applications; consequently complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the semiconductor devices described any licenses under the patent rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at http://www.smsc.com.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE.

IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT, TORT, NEGLIGENCE OF SMSC OR OTHERS, STRICT LIABILITY, BREACH OF WARRANTY, OR OTHERWISE; WHETHER OR NOT ANY REMEDY IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE; AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

LPC61W492 Rev. 03/29/2000