

**256K x 8 Bit FLASH and 32K x 8 Bit SRAM Low Voltage Combo Memory****FEATURES**



- Both FLASH and RAM in one chip
- Wide Operating Voltage Range: 1.8 - 3.3V
- Fast Access Time
  - 1.8 V Operation: 500 ns (Max.)
  - 3.0 V Operation: 300 ns (Max.)
- Low Power Dissipation:
  - Standby
    - 1.8 V Operation: .010mW (Typ.)
    - 3.0 V Operation: .040mW (Typ.)
  - Operating
    - 1.8 V Operation: 1.6 mW (Typ.)
    - 3.0 V Operation: 20 mW (Typ.)
- Fully Static Operation
  - No clock or refresh required
- 10,000 minimum erase/program cycles
- Three state Outputs
- 32 Pin TSOP type 1 package

**GENERAL DESCRIPTION**

The LX59DF232 is a combination memory chip consist of 2M-bit FLASH Memory organized as 256K words by 8 bits and a 256K-bit Static Random Access Memory organized as 32K words by 8 bits.

The device is fabricated using Linvex's advanced CMOS low power FLASH process technology. The LX59DF232 has an output enable input for precise control of the data outputs. It also has two (2) seperate chip enable inputs for selection of either RAM or FLASH and minimize current drain during power-down mode.

The LX59DF232 is particularly well suited for use in low voltage (1.8 - 3.3 V) operation such as pager and other handheld applications.

**PIN CONFIGURATION (TOP VIEW)****FUNCTIONAL BLOCK DIAGRAM**

Pin Name	Pin Function
A <sub>0</sub> - A <sub>17</sub>	Address Inputs
WE	Write Enable Input
OE	Output Enable Input
CS 1/FCSB	FLASH Chip Enable Input
CS 2/RAMCSB	RAM Chip Enable Input
D0-D7	Data Inputs / Outputs
V <sub>CC</sub>	Power (1.8 v - 3.3 v)
V <sub>SS</sub>	Ground


**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN,OUT</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Voltage on Vcc Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to 4.0	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>stg</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	-20 to 70	°C
Soldering Temperature and Time	T <sub>solder</sub>	260 °C, 10 sec (Lead Only)	-

\* Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS** (T<sub>A</sub> = 0 TO 70 °C)

Item	Symbol	Min.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	1.8	3.3	V
Ground	V <sub>SS</sub>	0	0	V
Input High Voltage- 1.8 v	V <sub>IH</sub>	1.4	V <sub>CC</sub> + 0.5	V
Input High Voltage - 3.0 v	V <sub>IH</sub>	2.4	V <sub>CC</sub> + 0.5	V
Input Low Voltage - 1.8 v	V <sub>IL</sub>	-0.3	0.3	V
Input Low Voltage - 3.0 v	V <sub>IL</sub>	-0.3	0.3	V

**DC AND OPERATING CHARACTERISTICS** (T<sub>A</sub> = 0 to 70 °C)

Item	Symbol	Test Conditions	VCC=1.8V		VCC=3.0 V <sub>±</sub> 0.3		Units
			Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-500	500	-500	500	nA
Output Leakage Current	I <sub>LO</sub>	$\overline{\text{CS}} = \text{V}_{\text{IH}}$ or $\overline{\text{OE}} = \text{V}_{\text{IH}}$ or $\overline{\text{WE}} = \text{V}_{\text{IL}}$ , V <sub>I/O</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-500	500	-500	500	nA
FLASH Operating Supply Current	I <sub>CC1</sub>	$\overline{\text{CS}} 1 = \text{V}_{\text{IL}}$ , $\overline{\text{CS}} 2 = \text{V}_{\text{IH}}$ , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , I <sub>I/O</sub> =0 mA	-	-	-	15.00 + 1.1(f)	mA
RAM Operating Current	I <sub>CC2</sub>	$\overline{\text{CS}} 1 = \text{V}_{\text{IH}}$ , $\overline{\text{CS}} 2 = \text{V}_{\text{IL}}$ , I <sub>I/O</sub> =0 mA	-	-	-	2.50 + 1(f)	mA
Standby Power Supply Current	I <sub>SB</sub>	$\overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2\text{V}$ V <sub>IN</sub> ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V	-	-	-	10	μA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA at 3.3 V		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.5 mA at 3.3 V	0.8	-	2.2	-	V

**NOTE:**  $\overline{\text{CS}} = \overline{\text{CS}} 1 \ \& \ \overline{\text{CS}} 2$ ,  $\overline{\text{CS}} 1 = \text{FLASHCSB}$ ,  $\overline{\text{CS}} 2 = \text{RAMCSB}$ , f=1/cycle time




**CAPACITANCE** \*(f =1MHz, Ta = 25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	6	pF
Input / Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	8	pF

**TEST CONDITIONS** (Ta=-20 TO 70 °C)

Parameter	Value	
	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 3.0 V
Input Pulse Level	0 to 3V	0 to 3V
Input Rise and Fall Time ( 10% to 90% VCC )	5 ns	5 ns
Input and Output Timing Reference Levels	0.90 V	1.5 V
Output Load	CL=100pF	CL=100pF



\* Including scope and jig capacitance

**I. SRAM Operation** ( $\overline{\text{CS}} 1 = \text{FCSB} = \text{V}_{\text{IH}}$ )

**READ CYCLE**

Parameter	Symbol	V <sub>CC</sub> =1.8 V Worse Case		V <sub>CC</sub> =3.0 V ± 0.3 Worse Case		Unit
		Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	500		250		ns
Address Access Time	t <sub>AA</sub>		500		250	ns
Chip Select to Output	t <sub>CO</sub>		500		250	ns
Output Enable to Valid Output	t <sub>OE</sub>		250		150	ns
Chip Select to Low-Z Output	t <sub>LZ</sub>	25		10		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	25		10		ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	30	0	20	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	30	0	20	ns
Output Hold from Address Change	t <sub>OH</sub>	15		5		ns




## WRITE CYCLE


Parameter	Symbol	Vcc=1.8V		Vcc=3.0V±0.3		Unit
		Min	Max	Min	Max	
Write Cycle Time	$t_{WC}$	500		250		ns
Chip Select to End of Write	$t_{CW}$	365		200		ns
Address Valid to End of Write	$t_{AW}$	375		200		ns
Address Set-up Time	$t_{AS}$	0		0		ns
Write Pulse Width	$t_{WP}$	375		200		ns
Write Recovery Time	$t_{WR}$	0		0		ns
Write to Output High-Z	$t_{WHZ}$	-	80	0	40	ns
Data to Write Time Overlap	$t_{DW}$	200		125		ns
Data Hold from Write Time	$t_{DH}$	0		0		ns
End Write to Output Low-Z	$t_{OW}$	15		5		ns

## TIMING DIAGRAMS

Timing Waveform of Read Cycle (1) (Address Controlled)



Timing Waveform of Read Cycle (2) ( $\overline{WE} = V_{IH}$ )




### NOTES (READ CYCLE)


- $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the  $V_{OH}$  or  $V_{OL}$ .
- At any given temperature and voltage condition  $t_{HZ}(\max)$  is less than  $t_{LZ}(\min)$  both for a given device and from device to device.
- $\overline{WE}$  is high for read cycle.
- Address valid prior to or coincident with  $\overline{CS}$  2 transition Low.



**Timing Waveform of Write Cycle (1) ( $\overline{OE}$  clock)**



**Timing Waveform of Write Cycle (2) ( $\overline{OE}$  fixed)**



**NOTES (WRITE CYCLE)**

1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS} 2$  and low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS} 2$  going low and  $\overline{WE}$  going low: A write end at the earliest transition among  $\overline{CS} 2$  going high and  $\overline{WE}$  going high,  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the later of  $\overline{CS} 2$  going low to end of write.
3.  $t_{AS}$  is measured from address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.
5. if  $\overline{OE}$ ,  $\overline{WE}$  are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If  $\overline{CS} 2$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain high impedance state.
7.  $D_{OUT}$  is the same phase of the latest written data in this write cycle.
8.  $D_{OUT}$  is the read data of new address
9.  $\overline{CS} 1 = \overline{FCSB} = V_{IH}$



## **II. FLASH Operation ( $\overline{CS}_2 = \text{RAMCSB} = \text{VIH}$ )**

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the LX59DF232 in the following ways: (a) VCC sense— if VCC is below 2.0V (typical), the program function is inhibited. (b) VCC power on delay— once VCC has reached the VCC sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs (OE, CE and WE) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to VCC + 0.6V.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size. For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both methods of identification.

**DATA POLLING:** The LX59DF232 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

**TOGGLE BIT:** In addition to DATA polling the LX59DF232 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODES:** The entire device may be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

**BOOT BLOCK PROGRAMMING LOCKOUT:** The LX59DF232 has two designated memory blocks that have a programming lockout feature. This feature prevents re-programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks. These two 8K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The LX59DF232 blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm. If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.



## Operating Modes

Mode	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	AI	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A <sub>i</sub>	DOUT
Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	A <sub>i</sub>	DIN
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	X	X	High Z
Program Inhibit	X	X	V <sub>IH</sub>		
Program Inhibit	X	V <sub>IL</sub>	X		
Output Disable	X	V <sub>IH</sub>	X		High Z
<b>Product Identification</b>					
Hardware	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
				A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub> , A1 - A17 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
				A0 = V <sub>IH</sub> , A1 - A17 = V <sub>IL</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3. V<sub>H</sub> = 12.0V ± 0.5V.

4. Manufacturer Code is 1F. The Device Code is BA.

5. See details under Software Product Identification Entry/Exit.

## DC Characteristics


Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		1	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>IO</sub> = 0V to V <sub>CC</sub>		1	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE}$ = V <sub>CC</sub> - 0.3V to V <sub>CC</sub>	Com.	20	μA
			Ind.	50	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA; V <sub>CC</sub> = 3.6V		15	mA
V <sub>IL</sub>	Input Low Voltage		2.0	0.6	V
V <sub>IH</sub>	Input High Voltage			0.45	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0V			V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 3.0V	2.4		V



## AC Read Characteristics

Symbol	Parameter	Min	Max	Units
$t_{ACC}$	Address to Output Delay		300	ns
$t_{CE}^{(1)}$	CE to Output Delay		300	ns
$t_{OE}^{(2)}$	OE to Output Delay	0	150	ns
$t_{DF}^{(3,4)}$	CE or OE to Output Float	0	75	ns
$t_{OH}$	Output Hold from OE, CE or Address, whichever occurred first	0		ns


## AC Read Waveforms




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC} - t_{CE}$  after the address transition without impact on  $t_{ACC}$ .  
2.  $\overline{OE}$  may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$  or by  $t_{ACC} - t_{OE}$  after an address change without impact on  $t_{ACC}$ .

3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5$  pF).  
4. This parameter is characterized and is not 100% tested.

## Input Test Waveforms and Measurement Level



## Output Test Load



## Pin Capacitance ( $f = 1$ MHz, $T = 25^\circ\text{C}$ ) <sup>(1)</sup>



	Typ	Max	Units	Conditions
$C_{IN}$	4	6	pF	$V_{IN} = 0V$
$C_{OUT}$	8	12	pF	$V_{OUT} = 0V$

Note: 1. These parameters are characterized and not 100% tested.



**AC Byte Load Characteristics**

Symbol	Parameter	Min	Max	Units
$t_{AS}, t_{OES}$	Address, $\overline{OE}$ Set-up Time	10		n
$t_{AH}$	Address Hold Time	100		ns
$t_{CS}$	Chip Select Set-up Time	0		ns
$t_{CH}$	Chip Select Hold Time	0		n
$t_{WP}$	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	200		ns
$t_{DS}$	Data Set-up Time	100		n
$t_{DH}, t_{OEH}$	Data, $\overline{OE}$ Hold Time	10		n
$t_{WPH}$	Write Pulse Width High	200		ns


**AC Byte Load Waveforms <sup>(1, 2)</sup>** **$\overline{WE}$  Controlled** **$\overline{CE}$  Controlled**



## Program Cycle Characteristics


Symbol	Parameter	Min	Max	Units
t <sub>WC</sub>	Write Cycle Time		20	ms
t <sub>AS</sub>	Address Set-up Time	10		ns
t <sub>AH</sub>	Address Hold Time	100		ns
t <sub>DS</sub>	Data Set-up Time	100		ns
t <sub>DH</sub>	Data Hold Time	10		ns
t <sub>WP</sub>	Write Pulse Width	200		ns
t <sub>BLC</sub>	Byte Load Cycle Time		150	μs
t <sub>WPH</sub>	Write Pulse Width High	200		ns

## Software Protected Program Waveform



- Notes:
1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  2. A8 through A17 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ) after the software code has been entered.

3. Data in bytes not loaded within a sector being programmed may be altered by the program operation; therefore, all bytes within a sector must be loaded.

Programming Algorithm <sup>(1)</sup>

Notes for software program code:


1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
2. Data Protect state will be re-activated at end of program cycle.
3. 256-bytes of data MUST be loaded.


**Data Polling Characteristics** <sup>(1, 2)</sup>

Symbol	Parameter	Min	Typ	Max	Units
t <sub>DH</sub>	Data Hold Time	10			n
t <sub>OE</sub>	$\overline{OE}$ Hold Time	10			n
t <sub>OE</sub>	$\overline{OE}$ to Output Delay <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.


 2. See t<sub>OE</sub> spec in AC Read Characteristics.

**Data Polling Waveforms**

**Toggle Bit Characteristics** <sup>(1)</sup>

Symbol	Parameter	Min	Typ	Max	Units
t <sub>DH</sub>	Data Hold Time	10			n
t <sub>OE</sub>	$\overline{OE}$ Hold Time	10			n
t <sub>OE</sub>	$\overline{OE}$ to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	$\overline{OE}$ High Pulse	150			ns
t <sub>WR</sub>	Write Recovery Time	0			ns



Notes: 1. These parameters are characterized and not 100% tested.

 2. See t<sub>OE</sub> spec in AC Read Characteristics.

**Toggle Bit Waveforms** <sup>(1, 3)</sup>

 Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.

**Software Product Identification Entry <sup>(1)</sup>****Software Product Identification Exit <sup>(1)</sup>**

Notes for software product identification:

1. Data Format: I/O7 - I/O0 (Hex);  
Address Format: A14 - A0 (Hex).
2. A1 - A17 = V<sub>IL</sub>.  
Manufacture Code is read for A0 = V<sub>IL</sub>;  
Device Code is read for A0 = V<sub>IH</sub>.
3. The device does not remain in identification mode if powered down.
4. The device returns to standard operation mode.
5. Manufacturer Code is 1F. The Device Code is BA.

**Boot Block Lockout Feature Enable Algorithm <sup>(1)</sup>**

Notes for boot block lockout feature enable:

1. Data Format: I/O7 - I/O0 (Hex);  
Address Format: A14 - A0 (Hex).
2. Lockout feature set on lower address boot block.
3. Lockout feature set on higher address boot block.



## Functional Description/Truth Table

A0-A17	FCSB	RAMCSB	WE	OE	D0-D7	
X	H	H	X	X	Z	Standby
A0-A17	L	H	X	H	Z	Output Floating
A0-A17	L	H	X	L	Dout	FLASH read
A0-A17	L	H	L	X	Din	FLASH write
Only A0-A14 are valid *	H	L	H	H	Z	Output Floating
Only A0-A14 are valid *	H	L	H	L	Dout	RAM read
Only A0-A14 are valid *	H	L	L	X	Din	RAM write

\*A15-A17 must be fixed to "L" or "H"

Note: (1) It is forbidden that FCSB pin and RAMCSB pin will be "0" at same time.

(2) X means Don't Care.

(3) Flash write must follow "Flash" write procedures.

## PACKAGE OUTLINES AND DIMENSIONS

