## LINVEX TECHNOLOGY, CORP.

#### 256K x 8 Bit ROM and 256K X 8 Bit SRAM Low Voltage Combo Memory

#### **FEATURES**

• Both ROM and RAM in one chip

Wide Operating Voltage Range: 1.8 - 3.3V

• Fast Access Time

1.8 V Operation:  $\leq$  300 ns 3.0 V Operation:  $\leq$  150 ns

• Low Power Dissipation:

Standby

 $1.8 \text{ V Operation: } .20 \mu\text{W (Typ.)}$   $3.0 \text{ V Operation: } 2.0 \mu\text{W (Typ.)}$ 

Operating

1.8 V Operation: 6 mW (Typ.) 3.0 V Operation: 30 mW (Typ.)

Fully Static Operation

No clock or refresh required

- Three state Outputs
- Standard 32 Pin TSOP type 1 package


LX50CM2256 TC-120 ( 120 ns )

**FUNCTIONAL BLOCK DIAGRAM** 

#### **GENERAL DESCRIPTION**

The LX50CM2256 is a combination memory chip consist of 2M-bit Read Only Memory organized as 256K words by 8 bits and a 2 Mega-bit Static Random Access Memory organized also as 256K words by 8 bits. The device is fabricated using Linvex's advanced CMOS low power process technology. The LX50CM2256 has an output enable input for precise control of the data outputs. It also has two (2) sepreate chip enable inputs for selection of either RAM or ROM and minimize current drain during power-down mode. Address A17 is used to select either the 1st 1 Meg SRAM or 2nd 1 Meg SRAM in a "Double-Deck" TM arrangement. The LX50CM2256 is particularly well suited for use in low voltage (1.8 - 3.3 V) operation such as pager and other handheld applications.

## PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
$A_0 - A_{17}$	Address Inputs
$\overline{ ext{WE}}$	Write Enable Input
ŌE	Output Enable Input
CS 1/ROMCSB	ROM Enable Input
CS 2/RAMCSB	RAM Enable Input
D0-D7	Data Inputs / Outputs
$V_{CC}$	Power (1.8 v - 3.3 v)
$V_{SS}$	Ground



#### **ABSOLUTE MAXIMUM RATINGS**

tem	Symbol	Rating	Unit
Voltage on any pin relative to V <sub>SS</sub>	$V_{\rm IN,OUT}$	$-0.5$ to $V_{CC} + 0.5$	V
Voltage on Vcc Supply Relative to V <sub>SS</sub>	$V_{CC}$	-0.5 to 4.0	V
Power Dissipation	$P_{\mathrm{D}}$	1.0	W
Storage Temperature	$T_{\rm stg}$	-65 to 150	°C
Operating Temperature	$T_A$	-20 to 70	°C
Soldering Temperature and Time	$T_{\mathrm{solder}}$	260 °C, 10 sec (Lead Only)	-

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **RECOMMENDED DC OPERATING CONDITIONS** ( $T_A = -20 \text{ TO } 70 ^{\circ}\text{C}$ )

Item	Symbol	Min.	Max.	Unit
Supply Voltage	$V_{CC}$	1.8	3.3	V
Ground	$V_{SS}$	0	0	V
Input High Voltage- 1.8 v	$V_{\mathrm{IH}}$	1.2	$V_{CC} + 0.5$	V
Input High Voltage - 3.0 v	$V_{ m IH}$	2.4	$V_{CC} + 0.5$	V
Input Low Voltage - 1.8 v	$V_{ m IL}$	-0.3	0.3	V
Input Low Voltage - 3.0 v	$V_{ m IL}$	-0.3	0.4	V

### DC AND OPERATING CHARACTERISTICS (Ta = -20 to 70 °C)

Item	Symbol	Test Conditions	VCC=1.8V		VCC=3	.0 V <u>+</u> 0.3	Units
			Min	Max	Min	Max	
Input Leakage	$I_{LI}$	$V_{IN}=V_{SS}$ to $V_{CC}$	-500	500	-500	500	nA
Current							
Output Leakage	$I_{LO}$	$\overline{\text{CS}} = V_{\text{IH}} \text{ or } \overline{\text{OE}} = V_{\text{IH}}$	-500	500	-500	500	nA
Current		or $\overline{WE} = V_{IL}, V_{I/O} = V_{SS}$					
		to V <sub>CC</sub>					
ROM Operating	$I_{CC1}$	$\overline{\text{CS}} \ 1=V_{\text{IL}}, \ \overline{\text{CS}} \ 2=V_{\text{IH}},$	-	-	-	8+1.5xf	mA
Supply Current		$V_{IN}=V_{IH}$ or $V_{IL}$ , $I_{I/O}=0$					
RAM Operating	$I_{CC2}$	CS 1=V <sub>IH</sub> ,	-	-	-	5+2xf	mA
Current		$\overline{\text{CS}} \ 2=V_{\text{IL}}, \ I_{\text{I/O}}=0 \ \text{mA}$					
Standby Power	$I_{SB}$	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$	-	-	-	10	μΑ
Supply Current		$V_{IN} \le 0.2V, V_{IN} \ge V_{CC}-0.2V$					
Output Low Voltage	$V_{OL}$	$I_{OL}$ = 1.0 mA at 3.3 V		0.4		0.4	V
Output High Voltage	$V_{OH}$	$I_{OH}$ = -0.5 mA at 3.3 V	1.0	1	2.2	-	V

**NOTE**:  $\overline{CS} = \overline{CS}$  1 &  $\overline{CS}$  2,  $\overline{CS}$  1 = ROMCSB,  $\overline{CS}$  2 = RAMCSB; f = operating frequency

### **CAPACITANCE** \*(f =1MHz, Ta = 25 °C)

Item	Symbol	<b>Test Condition</b>	Min	Max	Unit
Input Capacitance	$C_{IN}$	$V_{IN}=0V$	-	6	pF
Input / Output Capacitance	$C_{I/O}$	$V_{I/O}=0V$	-	8	pF



## TEST CONDITIONS (Ta=-20 TO 70 °C)

Parameter	Value				
	$V_{\rm CC}$ = 1.8 V	$V_{CC} = 3.0 \text{ V}$			
Input Pulse Level	1.2 to 0.3 V	2.2 to 0.4 V			
Input Rise and Fall Time	5 ns	5 ns			
Input and Output Timing Reference Levels	0.90 V	1.5 V			
Output Load	CL=35pF	CL=35pF			



<sup>\*</sup> Including scope and jig capacitance


# I. ROM Operation ( $\overline{CS}$ 2 = RAMCSB = VIH)


### **READ CYCLE**

Parameter	Symbol	50CM2256 Vcc=1.8V		50CM: Vcc=3.	Unit	
		Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	350		120		ns
Address Access Time	t AA		350		120	ns
Chip Select to Output	t co		350		120	ns
Output Enable to Valid Output	t OE		200		80	ns
Chip Select to Low-Z Output	$t_{LZ}$	20		10		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	20		10		ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	40	0	20	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	40	0	20	ns
Output Hold from Address Change	t <sub>OH</sub>	15		10		ns

#### **TIMING DIAGRAMS**

Timing Waveform of Read Cycle (1) (Address Controlled)





#### **NOTES (READ CYCLE)**

- 1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the  $V_{OH}$  or  $V_{OL}$ .
- 2. At any given temperature and voltage condition t<sub>HZ</sub>(max) is less than t<sub>LZ</sub>(min) both for a given device and from device to device.
- 3.  $\overline{\text{CS}}$  2/RAMCSB is high for read cycle.
- 4. Address valid prior to or coincident with  $\overline{CS}$  1 transition Low.

## II. SRAM Operation ( $\overline{CS} 1 = ROMCSB = VIH$ )

#### **READ CYCLE**

Parameter	Symbol	50CM2256 Vcc=1.8V		50CM22 Vcc=3.0	Unit	
		Min	Max	Min	Max	
Read Cycle Time	t RC	350		120		ns
Address Access Time	t AA		350		120	ns
Chip Select to Output	t co		350		120	ns
Output Enable to Valid Output	t oe		200		60	ns
Chip Select to Low-Z Output	$t_{LZ}$	20		15		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	20		15		ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	40	0	30	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	40	0	30	ns
Output Hold from Address Change	t <sub>OH</sub>	15		10		ns




# LINVEX TECHNOLOGY, CORP.

#### **WRITE CYCLE**


Parameter	Symbol	50CM2256		50CM2256-120		Unit
		Vcc=1.8V		Vcc=3.0V + 0.3		
		Min	Max	Min	Max	
Write Cycle Time	$t_{WC}$	350	_	120		ns
Chip Select to End of Write	$t_{CW}$	250		100		ns
Address Valid to End of Write	$t_{AW}$	250		100		ns
Address Set-up Time	$t_{AS}$	0		0		ns
Write Pulse Width	$t_{\mathrm{WP}}$	220		90		ns
Write Recovery Time	$t_{\mathrm{WR}}$	0		0		ns
Write to Output High-Z	$t_{ m WHZ}$	-	95	0	60	ns
Data to Write Time Overlap	$t_{\rm DW}$	150		80		ns
Data Hold from Write Time	t <sub>DH</sub>	0		0		ns
End Write to Output Low-Z	t <sub>OW</sub>	15		10		ns

#### TIMING DIAGRAMS

Timing Waveform of Read Cycle (1) (Address Controlled)




Timing Waveform of Read Cycle (2) ( $\overline{WE} = V_{IH}$ )




#### NOTES (READ CYCLE)

- $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the  $V_{OH}$  or  $V_{OL}$ .
- At any given temperature and voltage condition  $t_{HZ}(max)$  is less than  $t_{LZ}(min)$  both for a given device and from device to device.
- 3. WE is high for read cycle.
- Address valid prior to or coincident with  $\overline{CS}$  2 transition Low.



Timing Waveform of Write Cycle (2) ( $\overline{OE}$  fixed)



#### **NOTES (WRITE CYCLE)**

- 1. A write occurs during the overlap  $(t_{WP})$  of a low  $\overline{CS}$  2 and low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS}$  2 going low and  $\overline{WE}$  going low: A write end at the earliest transition among  $\overline{CS}$  2 going high and  $\overline{WE}$  going high,  $t_{WP}$  is measured from the beginning of write to the end of write.
- 2.  $t_{CW}$  is measured from the later of  $\overline{CS}$  2 going low to end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- $\label{eq:twr} 4. \hspace{0.5cm} t_{WR} \mbox{ is measured from the end of write to the address change}.$
- 5. if  $\overrightarrow{OE}$ ,  $\overrightarrow{WE}$  are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 6. If  $\overline{\text{CS}}$  2 goes low simultaneously with  $\overline{\text{WE}}$  going low or after  $\overline{\text{WE}}$  going low, the outputs remain high impedance state.
- D<sub>OUT</sub> is the same phase of the latest written data in this write cycle.
- 8. D<sub>OUT</sub> is the read data of new address
- 9.  $\overline{CS}$  1= ROMCSB = VIH



# LINVEX TECHNOLOGY, CORP.

# LX50CM2256

## **Functional Description/Truth Table**

A0-A17	A17	ROMCSB	RAMCSB	WE	<del>OE</del>	D0-D7	
X	Н	Н	Н	X	X	Z	Standby
A0-A17	_	L	Н	X	Н	Z	Output
							Floating
A0-A17	_	L	Н	X	L	Dout	ROM read
A0-A16	X	Н	L	Н	Н	Z	Output
							Floating
A0-A16	L	Н	L	Н	L	Dout	1 <sup>st</sup> 1 Meg
							RAM Read
A0-A16	L	Н	L	L	X	Din	1 <sup>st</sup> 1 Meg
							RAM Write
A0-A16	Н	Н	L	Н	L	Dout	2 <sup>nd</sup> 1 Meg
							RAM Read
A0-A16	Н	Н	L	L	X	Din	2 <sup>nd</sup> 1 Meg
							RAM Write

Note: (1) It is forbidden that ROMCSB pin and RAMCSB pin will be "0" at same time.

#### PACKAGE OUTLINES AND DIMENSIONS



1050 E. Duane Avenue, Suite E Tel: (408) 732-2378 Sunnyvale, Ca. 94086 Fax: (408) 732-1748

<sup>(2)</sup> X means Don't Care.