LINVEX TECHNOLOGY, CORP.

256K x 8 Bit ROM and 32K x 8 Bit SRAM Low Voltage Combo Memory

FEATURES

• Both ROM and RAM in one chip

Wide Operating Voltage Range: 3.0 - 5.0V

• Fast Access Time

3.0 V Operation: 150 ns (Max.) 5.0 V Operation: 70 ns (Max.)

• Low Power Dissipation:

Standby

3.0 V Operation: $1.0\mu W$ (Typ.) 5.0 V Operation: $10.0\mu W$ (Typ.)

Operating

3.0 V Operation: 20 mW (Typ.) 5.0 V Operation: 80 mW (Typ.)

Fully Static Operation

No clock or refresh required

- Three state Outputs
- Standard 32 Pin TSOP type 1 package

GENERAL DESCRIPTION

The LX50CM204 is a combination memory chip consist of 2M-bit Read Only Memory organized as 256K words by 8 bits and a 256K-bit Static Random Access Memory organized as 32K words by 8 bits.


The device is fabricated using Linvex's advanced CMOS low power process technology.

The LX50CM204 has an output enable input for precise control of the data outputs. It also has two (2) sepreate chip enable inputs for selection of either RAM or ROM and minimize current drain during power-down mode.

The LX50CM204 is particularly well suited for use in low voltage (3.0 - 5.0 V) operation such as PCMCIA NETWORK cards, LAN MODEMS and other handheld applications.

PIN CONFIGURATION (TOP VIEW)

FUNCTIONAL BLOCK DIAGRAM



A11

Pin Name	Pin Function
A ₀ - A ₁₇	Address Inputs
$\overline{ ext{WE}}$	Write Enable Input
OE	Output Enable Input
CS 1/ROMCSB	ROM Enable Input
CS 2/RAMCSB	RAM Enable Input
D0-D7	Data Inputs / Outputs
V_{CC}	Power (3.0 v - 5.0 v)
V_{SS}	Ground



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	$V_{\rm IN,OUT}$	-0.5 to $V_{CC} + 0.5$	V
Voltage on Vcc Supply Relative to V _{SS}	V _{CC}	-0.5 to 5.5	V
Power Dissipation	P_D	1.0	W
Storage Temperature	$T_{\rm stg}$	-65 to 150	°C
Operating Temperature	T_A	-40 to 85	оС
Soldering Temperature and Time	T_{solder}	260 °C, 10 sec (Lead Only)	-

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS $(T_A = 0 \text{ TO } 70 \text{ }^{\circ}\text{C})$

Item	Symbol	Min.	Max.	Unit
Supply Voltage	V_{CC}	3.0	5.25	V
Ground	V_{SS}	0	0	V
Input High Voltage- 3.0 v	V_{IH}	2.4	$V_{CC} + 0.5$	V
Input High Voltage - 5.0 v	$V_{ m IH}$	2.4	$V_{CC} + 0.5$	V
Input Low Voltage - 3.0 v	$V_{ m IL}$	-0.3	0.4	V
Input Low Voltage - 5.0 v	$ m V_{IL}$	-0.3	0.4	V

DC AND OPERATING CHARACTERISTICS (Ta = 0 to 70 °C)

Item	Symbol	Test Conditions	VCC=3.0V		VCC=5.0	V <u>+</u> 5%	Units
			Min	Max	Min	Max	
Input Leakage Current	I_{LI}	$V_{IN}=V_{SS}$ to V_{CC}	-1.0	1.0	-1.0	1.0	μΑ
Output Leakage Current	I_{LO}		-1.0	1.0	-1.0	1.0	μА
ROM Operating Supply Current	I_{CC1}	$\begin{array}{c} \overline{\text{CS}} \text{ 1=V}_{\text{IL}}, \ \overline{\text{CS}} \text{ 2=V}_{\text{IH}}, \\ \text{V}_{\text{IN}}\text{=V}_{\text{IH}} \text{ or V}_{\text{IL}}, \ \text{I}_{\text{I/O}}\text{=0} \\ \text{mA} \end{array}$	-	-	-	10 + 1.1(f)	mA
RAM Operating Current	I_{CC2}	$\frac{\overline{\text{CS}}}{\overline{\text{CS}}} 1 = V_{\text{IH,}}$ $\frac{\overline{\text{CS}}}{\overline{\text{CS}}} 2 = V_{\text{IL}}, I_{\text{I/O}} = 0 \text{ mA}$	-	-	-	7.0 + 1(f)	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}} \ge V_{\text{CC}}-0.2V$ $V_{\text{IN}} \le 0.2V, V_{\text{IN}} \ge V_{\text{CC}}-0.2V$	-	-	-	30	μΑ
Output Low Voltage	V_{OL}	I_{OL} = 1.0 mA at 5.0 V		0.4		0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -0.5 \text{ mA at } 5.0 \text{ V}$	2.2	-	2.4	-	V

NOTE: $\overline{CS} = \overline{CS}$ 1 & \overline{CS} 2, \overline{CS} 1 = ROMCSB, \overline{CS} 2 = RAMCSB, f=1/cycle time

CAPACITANCE *(f =1MHz, Ta = 25 $^{\circ}$ C)

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	$V_{IN}=0V$	-	6	pF
Input / Output Capacitance	$C_{I/O}$	$V_{I/O}=0V$	-	8	pF

TEST CONDITIONS (Ta= 0 to 70 °C)

Parameter	Value					
	$V_{\rm CC} = 3.0 \text{ V}$	$V_{CC} = 5.0 \text{ V}$				
Input Pulse Level	0 to 3V	0 to 3V				
Input Rise and Fall Time	5 ns	5 ns				
(10% to 90% VCC)						
Input and Output Timing Reference Levels	1.5 V	1.5 V				
Output Load	CL=100pF	CL=100pF				



^{*} Including scope and jig capacitance

I. ROM Operation (\overline{CS} 2 = RAMCSB = VIH)


READ CYCLE


Parameter	Symbol	Vcc=3.0 V Worse Case		Vcc=5.0 V ± 5% Worse Case		Unit
		Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		70		ns
Address Access Time	t AA		150		70	ns
Chip Select to Output	t co		150		70	ns
Output Enable to Valid Output	t OE		65		45	ns
Chip Select to Low-Z Output	t_{LZ}	20		10		ns
Output Enable to Low-Z Output	t _{OLZ}	20		10		ns
Chip Disable to High-Z Output	t _{HZ}	0	30	0	15	ns
Output Disable to High-Z Output	t _{OHZ}	0	30	0	15	ns
Output Hold from Address Change	t _{OH}	8		7		ns


LINVEX TECHNOLOGY, CORP.

TIMING DIAGRAMS

Timing Waveform of Read Cycle (1) (Address Controlled)







NOTES (READ CYCLE)

- 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are referenced to the V_{OH} or V_{OL}.
- 2. At any given temperature and voltage condition t_{HZ}(max) is less than t_{LZ}(min) both for a given device and from device to device.
- 3. $\overline{\text{CS}}$ 2/RAMCSB is high for read cycle.
- Address valid prior to or coincident with CS 1 transition Low.

II. SRAM Operation ($\overline{CS} 1 = ROMCSB = VIH$)

READ CYCLE


Parameter	Symbol	Vcc=3.0 V Worse Case		Vcc=5.0 V ± 5% Worse Case		Unit
		Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		70		ns
Address Access Time	t AA		150		70	ns
Chip Select to Output	t co		150		70	ns
Output Enable to Valid Output	t oe		65		45	ns
Chip Select to Low-Z Output	t_{LZ}	20		10		ns
Output Enable to Low-Z Output	t _{OLZ}	20		10		ns
Chip Disable to High-Z Output	t _{HZ}	0	30	0	15	ns
Output Disable to High-Z Output	t _{OHZ}	0	30	0	15	ns
Output Hold from Address Change	t _{OH}	15		10		ns

WRITE CYCLE


Parameter	Symbol	Vcc=3.0V		Vcc=5.0V <u>+</u> 5%		Unit
		Min	Max	Min	Max	
Write Cycle Time	t_{WC}	150		70		ns
Chip Select to End of Write	t_{CW}	100		60		ns
Address Valid to End of Write	t_{AW}	100		60		ns
Address Set-up Time	t_{AS}	0		0		ns
Write Pulse Width	t_{WP}	100		50		ns
Write Recovery Time	t_{WR}	0		0		ns
Write to Output High-Z	$t_{ m WHZ}$	-	60	0	30	ns
Data to Write Time Overlap	t_{DW}	85		30		ns
Data Hold from Write Time	t _{DH}	0		0		ns
End Write to Output Low-Z	t_{OW}	15		10		ns

TIMING DIAGRAMS

Timing Waveform of Read Cycle (1) (Address Controlled)




Timing Waveform of Read Cycle (2) ($\overline{WE} = V_{IH}$)




NOTES (READ CYCLE)

- t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are referenced to the V_{OH} or V_{OL} .
- 2. At any given temperature and voltage condition $t_{HZ}(max)$ is less than $t_{LZ}(min)$ both for a given device and from device to device.
- 3. WE is high for read cycle.
- Address valid prior to or coincident with $\overline{\text{CS}}$ 2 transition Low.

LINVEX TECHNOLOGY, CORP.



Timing Waveform of Write Cycle (2) (OE fixed)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} 2 and low \overline{WE} . A write begins at the latest transition among \overline{CS} 2 going low and \overline{WE} going low: A write end at the earliest transition among \overline{CS} 2 going high and \overline{WE} going high, t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the later of \overline{CS} 2 going low to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change.
- 5. if \overline{OE} , \overline{WE} are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 6. If $\overline{\text{CS}}$ 2 goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 7. D_{OUT} is the same phase of the latest written data in this write cycle.
- 8. D_{OUT} is the read data of new address
- 9. \overline{CS} 1= ROMCSB = VIH



LX50CM204

Functional Description/Truth Table

A6=A17	ROMCSB	RAMCSB	WE	ŌĒ	D0-D7	
X	Н	Н	X	Х	Z	Standby
A0-A17	L	Н	Х	Н	Z	Output Floating
A0-A17	L	Н	X	L	Dout	ROM read
Only A0-A14 are vaild *	Н	L	Н	Н	Z	Output Floating
Only A0-A14 are vaild *	Н	L	Н	L	Dout	RAM read
Only A0-A14 are vaild *	Н	L	L	X	Din	RAM write

^{*}A15-A17 must be fixed to "L" or "H"

Note: (1) It is forbidden that ROMCSB pin and RAMCSB pin will be "0" at same time.

(2) X means Don't Care.

PACKAGE OUTLINES AND DIMENSIONS

32-PIN PLASTIC TSOP INCHES ITEM MILLIMETERS .780 ± .006 20.0 ± .20 A .724 ± .004 18.40 ± .10 В .323 max. 8.20 max. C .006 [Typ.] 0.15 [Typ.] D .031 [Typ.] E .80 [Typ.] .008 ± .004 F .20 ± .10 .012 ± .004 .30 ± .10 G .020 [Typ.] .50 [Typ.] Н .018 max. .45 max. 800. - 0 0 ~ .20 J .039 ± .004 1.00 ± .10 K .050 max. 1.27 max. L .020 .50 М .500 0 ~5° N NOTE: Each lead certerline is located within .25mm(.01 inch) of its true position (TP) at a maximum material condition.