LH28F160S3-L/S3H-L

DESCRIPTION

The LH28F16S3-L/S3H-L flash memories with Smart 3 technology are high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications, having high programming performance is achieved through high-optimized page buffer operations. Their symmetrically-blocked architecture, flexible voltage and enhanced cycling capability provide for highly flexible component suitable for resident flash arrays, SIMMs and Their enhanced memory cards. capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F160S3-L/S3H-L offer three levels of protection: absolute protection with VPP at GND, selective hardware block locking, or flexible software block locking. These alternatives give designers ultimate control of their code security needs. The LH28F160S3-L/S3H-L are conformed to the flash Scalable Command Set (SCS) and the Common Flash Interface (CFI) specification which enable universal and upgradable interface, enable the highest system/device data transfer rates and minimize device and system-level implementation costs.

FEATURES

- Smart 3 technology
 - 2.7 V or 3.3 V Vcc
 - 2.7 V, 3.3 V or 5 V VPP
- · High speed write performance
 - Two 32-byte page buffers
 - 2.7 µs/byte write transfer rate
- Common Flash Interface (CFI)
 - Universal & upgradable interface
- Scalable Command Set (SCS)

16 M-bit (2 MB x 8/1 MB x 16) Smart 3 Flash Memories (Fast Programming)

- · High performance read access time
 - LH28F160S3-L10/S3H-L10
 - 100 ns (3.3±0.3 V)/120 ns (2.7 to 3.6 V) LH28F160S3-L13/S3H-L13
 - 130 ns (3.3±0.3 V)/150 ns (2.7 to 3.6 V)
- · Enhanced automated suspend options
 - Write suspend to read
 - Block erase suspend to write
 - Block erase suspend to read
- · Enhanced data protection features
 - Absolute protection with VPP = GND
 - Flexible block locking
 - Erase/write lockout during power transitions
- SRAM-compatible write interface
- User-configurable x8 or x16 operation
- · High-density symmetrically-blocked architecture
 - Thirty-two 64 k-byte erasable blocks
- Enhanced cycling capability
 - 100 000 block erase cycles
 - 3.2 million block erase cycles/chip
- · Low power management
 - Deep power-down mode
 - Automatic power saving mode decreases Icc in static mode
- · Automated write and erase
 - Command user interface
 - Status register
- ETOX^{TM*} V nonvolatile flash technology
- Packages
 - 56-pin TSOP Type I (TSOP056-P-1420)

Normal bend/Reverse bend

- 56-pin SSOP (SSOP056-P-0600)*


[LH28F160S3-L]

- 64-ball CSP (FBGA064-P-0811)
- 64-pin SDIP (SDIP064-P-0750)
- * ETOX is a trademark of Intel Corporation.
- ★ Under development

COMPARISON TABLE


VERSIONS	OPERATING TEMPERATURE	DC CHARACTERISTICS Vcc deep power-down current (MAX.)	PACKAGE
LH28F160S3-L	0 to +70°C	15 <i>µ</i> A	56-pin TSOP (I), 56-pin SSOP*, 64-ball CSP, 64-pin SDIP
LH28F160S3H-L	−40 to +85°C	20 μΑ	56-pin TSOP (I), 64-ball CSP, 64-pin SDIP

★ Under development



PIN CONNECTIONS (contd.) TOP VIEW 64-PIN SDIP 64-BALL CSP 0 3 4 5 7 A (NO (A2) (NO (NO (MP) (EP) (STS) (NO B A17 A19 A19 GE1 WE9 Q09 D07 Q09 CAB (00 A4 AB (00 (00 (ND (00) D A12 (SS) A13 (NO (NO (M2) (G2) (M2) E (PP) (PP) (A1) (NO) (NO) (NO) (NO) (NO) F (A9 (A9 (A19 (ND) (D9 (D9) (C9 (D9) G (A7) (A6) (A5) (A2) (NC) (ND) (ND) (ND) H NO A4 A3 A1 NO 60 A0 NO (FBGA064-P-0811) DQ1030 DQ331 DQ1132 (SDIP064-P-0750)

BLOCK DIAGRAM



PIN DESCRIPTION

PIN DESC		
SYMBOL	TYPE	NAME AND FUNCTION
		ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses
		are internally latched during a write cycle.
A - A	INPUT	Ao: Byte Select Address. Not used in x16 mode (can be floated).
Ao-A20	INPUT	A1-A4: Column Address. Selects 1 of 16-bit lines.
		A5-A15 : Row Address. Selects 1 of 2 048-word lines.
		A ₁₆ -A ₂₀ : Block Address.
		DATA INPUT/OUTPUTS :
		DQo-DQ7: Inputs data and commands during CUI write cycles; outputs data during
		memory array, status register, query, and identifier code read cycles. Data pins float to
	INIDIUT/	high-impedance when the chip is deselected or outputs are disabled. Data is internally
DQ0-DQ15	INPUT/	latched during a write cycle.
	OUTPUT	DQ8-DQ15: Inputs data during CUI write cycles in x16 mode; outputs data during
		memory array read cycles in x16 mode; not used for status register, query and identifier
		code read mode. Data pins float to high-impedance when the chip is deselected, outputs
		are disabled, or in x8 mode (BYTE# = VIL). Data is internally latched during a write cycle.
		CHIP ENABLE: Activates the device's control logic, input buffers decoders, and sense
CE0#, CE1#	INPUT	amplifiers. Either CEo# or CE1# VIH deselects the device and reduces power
,		consumption to standby levels. Both CEo# and CE1# must be VIL to select the devices.
		RESET/DEEP POWER-DOWN: Puts the device in deep power-down mode and resets
	INPUT	internal automation. RP# VIH enables normal operation. When driven VIL, RP# inhibits
RP#		write operations which provide data protection during power transitions. Exit from deep
		power-down sets the device to read array mode.
OE#	INPUT	OUTPUT ENABLE : Gates the device's outputs during a read cycle.
		WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are
WE#	INPUT	latched on the rising edge of the WE# pulse.
		STS (RY/BY#): Indicates the status of the internal WSM. When configured in level
		mode (default mode), it acts as a RY/BY# pin. When low, the WSM is performing an
	OPEN	internal operation (block erase, full chip erase, (multi) word/byte write or block lock-bit
STS	DRAIN	configuration). STS High Z indicates that the WSM is ready for new commands, block
	OUTPUT	erase is suspended, and (multi) word/byte write is inactive, (multi) word/byte write is
		suspended or the device is in deep power-down mode. For alternate configurations of
		the STATUS pin, see the Configuration command (Table 3 and Section 4.14).
NAID#	INIDIAT	WRITE PROTECT: Master control for block locking. When VIL, locked blocks can not
WP#	INPUT	be erased and programmed, and block lock-bits can not be set and reset.
		BYTE ENABLE: BYTE# VIL places device in x8 mode. All data are then input or output
BYTE#	INPUT	on DQ0-7, and DQ8-15 float. BYTE# VIH places the device in x16 mode, and turns off
		the Ao input buffer.
		BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE, BLOCK LOCK-
		BIT CONFIGURATION POWER SUPPLY: For erasing array blocks, writing bytes or
VPP	SUPPLY	configuring block lock-bits. With VPP ≤ VPPLK, memory contents cannot be altered. Block
VII.	OOLLEI	erase, full chip erase, (multi) word/byte write and block lock-bit configuration with an
		invalid VPP (see Section 6.2.3 "DC CHARACTERISTICS") produce spurious results
		and should not be attempted.
		DEVICE POWER SUPPLY: Internal detection configures the device for 2.7 V or 3.3 V
		operation. To switch from one voltage to another, ramp Vcc down to GND and then
Vcc	SUPPLY	ramp Vcc to the new voltage. Do not float any power pins. With Vcc ≤ VLKO, all write
•00	OOI I LI	attempts to the flash memory are inhibited. Device operations at invalid Vcc voltage
		(see Section 6.2.3 "DC CHARACTERISTICS") produce spurious results and should
		not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internal connected; recommend to be floated.

1 INTRODUCTION

This datasheet contains LH28F160S3-L/S3H-L specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications. LH28F160S3-L/S3H-L flash memories documentation also includes ordering information which is referenced in Section 7.

1.1 Product Overview

The LH28F16OS3-L/S3H-L are high-performance 16 M-bit Smart 3 flash memories organized as 2 MB x 8/1 MB x 16. The 2 MB of data is arranged in thirty-two 64 k-byte blocks which are individually erasable, lockable, and unlockable in-system. The memory map is shown in **Fig. 1**.

Smart 3 technology provides a choice of Vcc and VPP combinations, as shown in **Table 1**, to meet system performance and power expectations. VPP at 2.7 V, 3.3 V and 5 V eliminates the need for a separate 12 V converter. In addition to flexible erase and program voltages, the dedicated VPP pin gives complete data protection when VPP \leq VPPLK.

Table 1 Vcc and VPP Voltage Combinations Offered by Smart 3 Technology

Vcc VOLTAGE	VPP VOLTAGE
2.7 V	2.7 V, 3.3 V, 5 V
3.3 V	3.3 V, 5 V

Internal Vcc and VPP detection circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations.

A block erase operation erases one of the device's 64 k-byte blocks typically within 0.41 second (3.3 V VCC, 5 V VPP) independent of other blocks. Each block can be independently erased 100 000 times (3.2 million block erases per device). Block erase suspend mode allows system software to suspend block erase to read data from, or write data to any other block.

A word/byte write is performed in byte increments typically within 12.95 μ s (3.3 V Vcc, 5 V VPP). A multi word/byte write has high speed write performance of 2.7 μ s/byte (3.3 V Vcc, 5 V VPP). (Multi) word/byte write suspend mode enables the system to read data from, or write data to any other flash memory array location.

Individual block locking uses a combination of bits and WP#, thirty-two block lock-bits, to lock and unlock blocks. Block lock-bits gate block erase, full chip erase and (multi) word/byte write operations. Block lock-bit configuration operations (Set Block Lock-Bit and Clear Block Lock-Bits commands) set and cleared block lock-bits.

The status register indicates when the WSM's block erase, full chip erase, (multi) word/byte write or block lock-bit configuration operation is finished.

The STS output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using STS minimizes both CPU overhead and system power consumption. STS pin can be configured to different states using the Configuration command. The STS pin defaults to RY/BY# operation. When low, STS indicates that the WSM is performing a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration. STS High Z indicates that the WSM is ready for a new command, block

erase is suspended and (multi) word/byte write are inactive, (multi) word/byte write are suspended, or the device is in deep power-down mode. The other 3 alternate configurations are all pulse mode for use as a system interrupt.

The access time is 100 ns or 130 ns (tavqv) at the Vcc supply voltage range of 3.0 to 3.6 V over the temperature range, 0 to + 70°C (LH28F160S3-L)/-40 to +85°C (LH28F160S3H-L). At 2.7 to 3.6 V Vcc, the access time is 120 ns or 150 ns.

The Automatic Power Saving (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical ICCR current is 3 mA at 2.7 V and 3.3 V Vcc.

When either CEo# or CE1#, and RP# pins are at Vcc, the Icc CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (tphqv) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time (tphel) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

1FFFFF [1
1F0000	64 k-Byte Block	31
1EFFFF	64 k-Byte Block	30
1E0000 1DFFFF	64 k-Byte Block	29
1D0000 1CFFFF		
1C0000	64 k-Byte Block	28
1BFFFF 1B0000	64 k-Byte Block	27
1AFFFF	64 k-Byte Block	26
1A0000 19FFFF	64 k-Byte Block	25
190000 18FFFF	64 k-Byte Block	24
180000 17FFFF		-
170000 16FFFF	64 k-Byte Block	23
160000	64 k-Byte Block	22
15FFFF 150000	64 k-Byte Block	21
14FFFF 140000	64 k-Byte Block	20
13FFFF	64 k-Byte Block	19
130000 12FFFF	64 k-Byte Block	18
120000 11FFFF	64 k-Byte Block	17
110000 10FFFF		
100000 0FFFFF	64 k-Byte Block	16
0F0000	64 k-Byte Block	15
0EFFFF 0E0000	64 k-Byte Block	14
ODFFFF OD0000	64 k-Byte Block	13
0CFFFF	64 k-Byte Block	12
0C0000 0BFFFF	64 k-Byte Block	11
0B0000 0AFFFF		
0A0000 09FFFF	64 k-Byte Block	10
090000	64 k-Byte Block	9
08FFFF 080000	64 k-Byte Block	8
07FFFF 070000	64 k-Byte Block	7
06FFFF 060000	64 k-Byte Block	6
05FFFF	64 k-Byte Block	5
050000 04FFFF	64 k-Byte Block	
040000 03FFFF		4
030000 02FFFF	64 k-Byte Block	3
020000	64 k-Byte Block	2
01FFFF 010000	64 k-Byte Block	1
00FFFF 000000	64 k-Byte Block	0
200000 <u></u>		

Fig. 1 Memory Map

SHARP LH28F160S3-L/S3H-L

2 PRINCIPLES OF OPERATION

The LH28F160S3-L/S3H-L flash memories include an on-chip WSM to manage block erase, full chip erase, (multi) word/byte write and block lock-bit configuration functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see **Table 2.1** and **Table 2.2** "**Bus Operations**"), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register, query structure and identifier codes can be accessed through the CUI independent of the VPP voltage. High voltage on VPP enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. All functions associated with altering memory contents—block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, status, query and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, outputs query structure or outputs status register data. Interface software that initiates and polls progress of block erase, full chip erase, (multi) word/byte write and block lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspended. Write suspend allows system software to suspend a (multi) word/byte write to read data from any other flash memory array location.

2.1 Data Protection

Depending on the application, the system designer may choose to make the VPP power supply switchable (available only when block erase, full chip erase, (multi) word/byte write and block lock-bit configuration are required) or hardwired to VPPH1/2/3. The device accommodates either design practice and encourages optimization of the processor-memory interface.

When VPP ≤ VPPLK, memory contents cannot be altered. The CUI, with multi-step block erase, full chip erase, (multi) word/byte write and block lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to VPP. All write functions are disabled when Vcc is below the write lockout voltage VLKO or when RP# is at VIL. The device's block locking capability provides additional protection from inadvertent code or data alteration by gating block erase, full chip erase and (multi) word/byte write operations.

3 BUS OPERATION

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

3.1 Read

Information can be read from any block, identifier codes, query structure, or status register independent of the VPP voltage. RP# must be at VIH.

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, Query or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component: CE# (CEo#, CE1#), OE#, WE#, RP# and WP#. CEo#, CE1# and OE# must be driven active to obtain data at the outputs. CEo# and CE1# are the device selection control, and when active enables the selected memory device. OE# is the data output (DQo-DQ15) control and when active drives the selected memory data onto the I/O bus. WE# and RP# must be at VIH. Fig. 15 and Fig. 16 illustrate a read cycle.

3.2 Output Disable

With OE# at a logic-high level (VIH), the device outputs are disabled. Output pins DQ0-DQ15 are placed in a high-impedance state.

3.3 Standby

Either CEo# or CE1# at a logic-high level (VIH) places the device in standby mode which substantially reduces device power consumption. DQo-DQ15 outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, the device continues functioning, and consuming active power until the operation completes.

3.4 Deep Power-Down

RP# at VIL initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time tPHQV is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, full chip erase, (multi) word/byte write or block lock-bit configuration modes, RP#-low will abort the operation. STS remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time tPHWL is required after RP# goes to logic-high (VIH) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

SHARP LH28F160S3-L/S3H-L

3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacture code, device code, block status codes for each block (see **Fig. 2**). Using the manufacture and device codes, the system CPU can automatically match the device with its proper algorithms. The block status codes identify locked or unlocked block setting and erase completed or erase uncompleted condition.




Fig. 2 Device Identifier Code Memory Map

3.6 Query Operation

The query operation outputs the query structure. Query database is stored in the 48-byte ROM. Query structure allows system software to gain critical information for controlling the flash

component. Query structures are always presented on the lowest-order data output (DQo-DQ7) only.

3.7 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When VCC = VCC1/2 and VPP = VPPH1/2/3, the CUI additionally controls block erase, full chip erase, (multi) word/byte write and block lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word/Byte Write command requires the command and address of the location to be written. Set Block Lock-Bit command requires the command and block address within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Fig. 17 and Fig. 18 illustrate WE# and CE#-controlled write operations.

4 COMMAND DEFINITIONS

When the VPP voltage \leq VPPLK, read operations from the status register, identifier codes, query, or blocks are enabled. Placing VPPH1/2/3 on VPP enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. **Table 3** defines these commands.

				at the	(_		•,			
MODE	NOTE	RP#	CEo#	CE1#	OE#	WE#	ADDRESS	VPP	DQ0-15	STS
Read	1, 2, 3, 9	ViH	VIL	VIL	ViL	ViH	Х	Х	Dout	X
Output Disable	3	ViH	VIL	VIL	ViH	ViH	Х	Х	High Z	Х
			ViH	ViH						
Standby	3	ViH	Vıн	VIL	Х	×	X	Χ	High Z	X
			ViL	Vін						
Deep Power-Down	4	ViL	Х	Х	Х	Х	Х	Х	High Z	High Z
Read Identifier Codes	9	ViH	VIL	VIL	VIL	ViH	See Fig. 2	Х	(NOTE 5)	High Z
0		Vін	VIL	VIL	VIL	ViH	See Table 6	X	(NOTE 6)	High Z
Query	9	VIH	VIL	VIL	VIL	VIH	through 10	^	(14012 0)	riigh Z
Write	3789	Vін	VII	VII	Vн	VIL	X		DIN	Х

Table 2.1 Bus Operations (BYTE# = VIH)

Table 2.2	Bus Operations	(BYTE# = VIL)
-----------	-----------------------	---------------

MODE	NOTE	RP#	CEo#	CE1#	OE#	WE#	ADDRESS	VPP	DQ0-7	STS
Read	1, 2, 3, 9	ViH	ViL	VIL	VIL	VIH	Х	Х	Dout	Х
Output Disable	3	ViH	VIL	Vı∟	Vін	VIH	X	Х	High Z	Х
Standby	3	VIH	VIH VIH VIL	VIH VIL VIH	х	x	х	Х	High Z	x
Deep Power-Down	4	VIL	Х	Х	Х	Х	X	X	High Z	High Z
Read Identifier Codes	9	ViH	VIL	VIL	VIL	ViH	See Fig. 2	X	(NOTE 5)	High Z
Query	9	Vıн	VIL	VIL	VIL	VıH	See Table 6 through 10	X	(NOTE 6)	High Z
Write	3, 7, 8, 9	ViH	ViL	VIL	ViH	VIL	Х	X	DIN	Х

NOTES:

- Refer to Section 6.2.3 "DC CHARACTERISTICS".
 When VPP ≤ VPPLK, memory contents can be read, but not altered.
- X can be VIL or VIH for control pins and addresses, and VPPLK or VPPH1/2/3 for VPP. See Section 6.2.3 "DC CHARACTERISTICS" for VPPLK and VPPH1/2/3 voltages.
- 3. STS is Vol (if configured to RY/BY# mode) when the WSM is executing internal block erase, full chip erase, (multi) word/byte write or block lock-bit configuration algorithms. It is floated during when the WSM is not busy, in block erase suspend mode with (multi) word/byte write inactive, (multi) word/byte write suspend mode, or deep power-down mode.
- RP# at GND±0.2 V ensures the lowest deep powerdown current.
- 5. See Section 4.2 for read identifier code data.
- 6. See Section 4.5 for query data.
- Command writes involving block erase, full chip erase, (multi) word/byte write or block lock-bit configuration are reliably executed when VPP = VPPH1/2/3 and VCC = VCC1/2.
- 8. Refer to Table 3 for valid DIN during a write operation.
- 9. Don't use the timing both OE# and WE# are VIL.

FIRST BUS CYCLE SECOND BUS CYCLE **BUS CYCLES** NOTE COMMAND Oper (NOTE 1) Addr (NOTE 2) Data (NOTE 3) Oper (NOTE 1) Addr (NOTE 2) Data (NOTE 3) REQ'D. Write **FFH** Read Array/Reset IA ID Read Identifier Codes ≥ 2 4 Write Χ 90H Read Х QA QD Query ≥ 2 Write 98H Read Х SRD Read Status Register 2 Write Х 70H Read Х Clear Status Register 1 Write 50H Write BA D0H Block Erase Setup/Confirm 2 5 Write BA 20H Full Chip Erase Setup/Confirm 2 Write Х 30H Write D0H 5, 6 WA 2 WA 40H Write WD Word/Byte Write Setup/Write Write Alternate Word/Byte Write Write WA WD 2 5, 6 Write WA 10H Setup/Write Multi Word/Byte Write Write WA N-1 9 Write WA E8H ≥ 4 Setup/Confirm Block Erase and (Multi) 1 5 Write Х **BOH** Word/Byte Write Suspend Confirm and Block Erase and 5 Write Х DOH 1 (Multi) Word/Byte Write Resume Block Lock-Bit Set 2 7 Write BA 60H Write BA 01H Setup/Confirm Block Lock-Bit Reset 2 8 Write Х 60H Write Χ DOH Setup/Confirm STS Configuration Level-Mode for Erase 2 Write Х B8H Write Х 00H and Write (RY/BY# Mode) STS Configuration 2 Write Х B8H Write Х 01H Pulse-Mode for Erase STS Configuration 2 Write Х B8H Write Х 02H Pulse-Mode for Write STS Configuration Pulse-Mode 2 Х 03H Write Х B8H Write for Erase and Write

Table 3 Command Definitions (NOTE 10)

NOTES:

- 1. Bus operations are defined in Table 2.1 and Table 2.2.
- 2. X = Any valid address within the device.
 - IA = Identifier code address : see Fig. 2.
 - QA = Query offset address.
 - BA = Address within the block being erased or locked.
 - WA = Address of memory location to be written.
- 3. SRD = Data read from status register. See **Table 13.1** for a description of the status register bits.
 - WD = Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
 - ID = Data read from identifier codes.
 - QD = Data read from query database.
- Following the Read Identifier Codes command, read operations access manufacture, device and block status codes. See Section 4.2 for read identifier code data.

- If the block is locked, WP# must be at VIH to enable block erase or (multi) word/byte write operations.
 Attempts to issue a block erase or (multi) word/byte write to a locked block while RP# is VIH.
- Either 40H or 10H is recognized by the WSM as the byte write setup.
- 7. A block lock-bit can be set while WP# is VIH.
- WP# must be at ViH to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits.
- Following the Third Bus Cycle, inputs the write address and write data of "N" times. Finally, input the confirm command "D0H".
- Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend and (Multi) Word/Byte Write Suspend command. The Read Array command functions independently of the VPP voltage and RP# must be VIH.

4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in **Fig. 2** retrieve the manufacture, device, block lock configuration and block erase status (see **Table 4** for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the VPP voltage and RP# must be VIH. Following the Read Identifier Codes command, the following information can be read:

Table 4 Identifier Codes

CODE	ADDRESS	DATA
Manufacture Code	00000H	DO.
Manufacture Code	00001H	B0
Device Code	00002H	2
Device Code	00003H	D0
Di i Oi i Oi i	X0004H (NOTE 1)	
Block Status Code	X0005H (NOTE 1)	
Block is Unlocked		$DQ_0 = 0$
Block is Locked		DQ0 = 1
Last erase operation		$DQ_1 = 0$
completed successfully		DQ1 = 0
Last erase operation did		DQ1 = 1
not completed successfully		DQ1 = 1
 Reserved for Future Use 		DQ2-7

NOTE:

X selects the specific block status code to be read. See
 Fig. 2 for the device identifier code memory map.

4.3 Read Status Register Command

The status register may be read to determine when a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration is complete and whether the operation completed successfully (see Table 13.1). It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE# (Either CEo# or CE1#), whichever occurs. OE# or CE# (Either CE0# or CE1#) must toggle to VIH before further reads to update the status register latch. The Read Status Register command functions independently of the VPP voltage. RP# must be VIH.

The extended status register may be read to determine multi byte write availability (see **Table 13.2**). The extended status register may be read at any time by writing the Multi Byte Write command. After writing this command, all subsequent read operations output data from the extended status register, until another valid command is written. The contents of the extended status register are latched on the falling edge of OE# or CE# (Either CEo# or CE1#), whichever occurs last in the read cycle. Multi Byte Write command must be re-issued to update the extended status register latch.

4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see **Table 13.1**). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several bytes in

sequence) may be performed. The status register may be polled to determine if an error occurs during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied VPP voltage. RP# must be VIH. This command is not functional during block erase, full chip erase, (multi) word/byte write, block lock-bit configuration, block erase suspend or (multi) word/byte write suspend modes.

4.5 Query Command

Query database can be read by writing Query command (98H). Following the command write, read cycle from address shown in **Table 6 through Table 10** retrieve the critical information to write, erase and otherwise control the flash component. Ao of query offset address is ignored when x8 mode (BYTE# = VIL).

Query data are always presented on the low-byte data output (DQ₀-DQ₇). In x16 mode, high-byte (DQ₈-DQ₁₅) outputs 00H. The bytes not assigned

to any information or reserved for future use are set to "0". This command functions independently of the VPP voltage. RP# must be VIH.

Table 5 Example of Query Structure Output

MODE	OFFSET ADDRESS	OUTPUT			
MODE	OFFSET ADDRESS	DQ15-8	DQ 7-0		
	A5, A4, A3, A2, A1, A0				
	1, 0, 0, 0, 0, 0 (20H)	High Z	" Q"		
x8 mode	1, 0, 0, 0, 0, 1 (21H)	High Z	"Q"		
	1, 0, 0, 0, 1, 0 (22H)	High Z	"R"		
	1, 0, 0, 0, 1, 1 (23H)	High Z	"R"		
	A5, A4, A3, A2, A1				
x16 mode	1,0,0,0,0(10H)	00H	" Q"		
	1,0,0,0,1 (11H)	00H	"R"		

4.5.1 BLOCK STATUS REGISTER

This field provides lock configuration and erase status for the specified block. These informations are only available when device is ready (SR.7 = 1). If block erase or full chip erase operation is finished irregularly, block erase status bit will be set to "1". If bit 1 is "1", this block is invalid.

Table 6 Query Block Status Register

OFFSET (Word Address)	LENGTH	DESCRIPTION
(BA+2)H	01H	Block Status Register
		bit0 Block Lock Configuration
		0 = Block is unlocked
		1 = Block is locked
		bit1 Block Erase Status
		0 = Last erase operation completed successfully
		1 = Last erase operation not completed successfully
		bit2-7 Reserved for future use

NOTE:

BA = The beginning of a Block Address.

4.5.2 CFI QUERY IDENTIFICATION STRING

The identification string provides verification that the component supports the Common Flash Interface specification. Additionally, it indicates which version

of the spec and which vendor-specified command set(s) is(are) supported.

Table 7 CFI Query Identification String

OFFSET (Word Address)	LENGTH	DESCRIPTION
10H, 11H, 12H	03H	Query Unique ASCII string "QRY"
		51H, 52H, 59H
13H, 14H	02H	Primary Vendor Command Set and Control Interface ID Code
		01H, 00H (SCS ID Code)
15H, 16H	02H	Address for Primary Algorithm Extended Query Table
		31H, 00H (SCS Extended Query Table Offset)
17H, 18H	02H	Alternate Vendor Command Set and Control Interface ID Code
		0000H (0000H means that no alternate exists)
19H, 1AH	02H	Address for Alternate Algorithm Extended Query Table
		0000H (0000H means that no alternate exists)

4.5.3 SYSTEM INTERFACE INFORMATION

The following device information can be useful in optimizing system interface software.

Table 8 System Information String

OFFSET	LENCTH	DESCRIPTION
(Word Address)	LENGTH	DESCRIPTION
1BH	01H	Vcc Logic Supply Minimum Write/Erase voltage
		27H (2.7 V)
1CH	01H	Vcc Logic Supply Maximum Write/Erase voltage
		55H (5.5 V)
1DH	01H	VPP Programming Supply Minimum Write/Erase voltage
		27H (2.7 V)
1EH	01H	VPP Programming Supply Maximum Write/Erase voltage
		55H (5.5 V)
1FH	01H	Typical Time-Out per Single Byte/Word Write
		$03H (2^3 = 8 \mu s)$
20H	01H	Typical Time-Out for Maximum Size Buffer Write (32 Bytes)
		$06H (2^6 = 64 \mu s)$
21H	01H	Typical Time-Out per Individual Block Erase
		0AH (0AH = 10, 2 ¹⁰ = 1 024 ms)
22H	01H	Typical Time-Out for Full Chip Erase
		0FH (0FH = 15, 2 ¹⁵ = 32 768 ms)
23H	01H	Maximum Time-Out per Single Byte/Word Write, 2 ^N times of typical.
		04H (2^4 = 16, 8 μ s x 16 = 128 μ s)
24H	01H	Maximum Time-Out per Maximum Size Buffer Write, 2 ^N times of typical.
		$04H (2^4 = 16, 64 \ \mu s \times 16 = 1 \ 024 \ \mu s)$
25H	01H	Maximum Time-Out per Individual Block Erase, 2 ^N times of typical.
		04H (2 ⁴ = 16, 1 024 ms x 16 = 16 384 ms)
26H	01H	Maximum Time-Out for Full Chip Erase, 2 ^N times of typical.
		04H (2 ⁴ = 16, 32 768 ms x 16 = 524 288 ms)

4.5.4 DEVICE GEOMETRY DEFINITION

This field provides critical details of the flash device geometry.

Table 9 Device Geometry Definition

OFFSET (Word Address)	LENGTH	DESCRIPTION
27H	01H	Device Size
		15H (15H = 21, 2 ²¹ = 2 097 152 = 2 M Bytes)
28H, 29H	02H	Flash Device Interface Description
		02H, 00H (x8/x16 supports x8 and x16 via BYTE#)
2AH, 2BH	02H	Maximum Number of Bytes in Multi Word/Byte Write
		05H, 00H (2 ⁵ = 32 Bytes)
2CH	01H	Number of Erase Block Regions within Device
		01H (symmetrically blocked)
2DH, 2EH	02H	The Number of Erase Blocks
		1FH, 00H (1FH = 31 ⇒ 31 + 1 = 32 Blocks)
2FH, 30H	02H	The Number of "256 Bytes" cluster in a Erase Block
		00H, 01H (0100H = 256 ⇒ 256 Bytes x 256 = 64 k Bytes in a Erase Block)

4.5.5 SCS OEM SPECIFIC EXTENDED QUERY TABLE

Certain flash features and commands may be optional in a vendor-specific algorithm specification. The optional vendor-specific query table(s) may be

used to specify this and other types of information. These structures are defined solely by the flash vendor(s).

Table 10 SCS OEM Specific Extended Query Table

OFFSET		
(Word Address)	LENGTH	DESCRIPTION
31H, 32H, 33H	03H	PRI
		50H, 52H, 49H
34H	01H	31H (1) Major Version Number, ASCII
35H	01H	30H (0) Minor Version Number, ASCII
36H, 37H,	04H	0FH, 00H, 00H, 00H
38H, 39H		Optional Command Support
		bit0 = 1 : Chip Erase Supported
		bit1 = 1 : Suspend Erase Supported
		bit2 = 1 : Suspend Write Supported
		bit3 = 1 : Lock/Unlock Supported
		bit4 = 0 : Queued Erase Not Supported
		bit5-31 = 0 : Reserved for future use
3AH	01H	01H
		Supported Functions after Suspend
		bit0 = 1 : Write Supported after Erase Suspend
		bit1-7 = 0 : Reserved for future use
3BH, 3CH	02H	03H, 00H
	·	Block Status Register Mask
		bit0 = 1 : Block Status Register Lock Bit [BSR.0] active
		bit1 = 1 : Block Status Register Valid Bit [BSR.1] active
		bit2-15 = 0 : Reserved for future use
3DH	01H	Vcc Logic Supply Optimum Write/Erase voltage (highest performance)
		50H (5.0 V)
3EH	01H	VPP Programming Supply Optimum Write/Erase voltage (highest performance)
		50H (5.0 V)
3FH	reserved	Reserved for future versions of the SCS specification

LH28F160S3-L/S3H-L

4.6 Block Erase Command

Block erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by a block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Fig. 3). The CPU can detect block erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when Vcc = Vcc1/2 and Vpp = Vpph1/2/3. In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while Vpp ≤ Vpplk, SR.3 and SR.5 will be set to "1". Successful block erase requires that the corresponding block lock-bit be cleared or if set, that Wp# = Vih. If block erase is attempted when the corresponding block lock-bit is set and Wp# = Vil, SR.1 and SR.5 will be set to "1".

4.7 Full Chip Erase Command

This command followed by a confirm command (D0H) erases all of the unlocked blocks. A full chip erase setup is first written, followed by a full chip erase confirm. After a confirm command is written, device erases the all unlocked blocks from block 0 to block 31 block by block. This command sequence requires appropriate sequencing. Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle full chip erase sequence is written, the device automatically outputs status register data when read (see **Fig. 4**). The CPU can detect full chip erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the full chip erase is complete, status register bit SR.5 should be checked. If erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued. If error is detected on a block during full chip erase operation, WSM stops erasing. Reading the block valid status by issuing Read ID Codes command or Query command informs which blocks failed to its erase.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Full Chip Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable full chip erasure can only occur when Vcc = VCC1/2 and VPP = VPPH1/2/3. In the absence of this high voltage, block contents are protected against erasure. If full chip erase is attempted while VPP \leq VPPLK, SR.3 and SR.5 will be set to "1". When WP# = VIH, all blocks are erased independent of block lock-bits status. When WP# = VIL, only unlocked blocks are erased. In this case, SR.1 and SR.4 will not be set to "1". Full chip erase can not be suspended.

4.8 Word/Byte Write Command

Word/byte write is executed by a two-cycle command sequence. Word/Byte Write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word/byte write and write verify algorithms internally. After the word/byte write sequence is written, the device automatically outputs status register data when read (see **Fig. 5**). The CPU can detect the completion of the word/byte write event by analyzing the STS pin or status register bit SR.7.

When word/byte write is complete, status register bit SR.4 should be checked. If word/byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word/byte writes can only occur when Vcc = Vcc1/2 and VPP = VPPH1/2/3. In the absence of this high voltage, memory contents are protected against word/byte writes. If word/byte write is attempted while VPP \leq VPPLK, status register bits SR.3 and SR.4 will be set to "1". Successful word/byte write requires that the corresponding block lock-bit be cleared or, if set, that WP# = VIH. If word/byte write is attempted when the corresponding block lock-bit is set and WP# = VIL, SR.1 and SR.4 will be set to "1". Word/byte write operations with VIL < WP# < VIH produce spurious results and should not be attempted.

4.9 Multi Word/Byte Write Command

Multi word/byte write is executed by at least four-cycle or up to 35-cycle command sequence. Up to 32 bytes in x8 mode (16 words in x16 mode) can be loaded into the buffer and written to the flash array. First, multi word/byte write setup (E8H) is written with the write address. At this point, the

device automatically outputs extended status register data (XSR) when read (see Fig. 6 and Fig. 7). If extended status register bit XSR.7 is 0, no Multi Word/Byte Write command is available and multi word/byte write setup which just has been written is ignored. To retry, continue monitoring XSR.7 by writing multi word/byte write setup with write address until XSR.7 transitions to "1". When XSR.7 transitions to "1", the device is ready for loading the data to the buffer. A word/byte count (N)-1 is written with write address. After writing a word/byte count (N)-1, the device automatically turns back to output status register data. The word/byte count (N)-1 must be less than or equal to 1FH in x8 mode (0FH in x16 mode). On the next write, device start address is written with buffer data. Subsequent writes provide additional device address and data, depending on the count. All subsequent address must lie within the start address plus the count. After the final buffer data is written, write confirm (D0H) must be written. This initiates WSM to begin copying the buffer data to the flash array. An invalid Multi Word/Byte Write command sequence will result in both status register bits SR.4 and SR.5 being set to "1". For additional multi word/byte write, write another multi word/byte write setup and check XSR.7. The Multi Word/Byte Write command can be gueued while WSM is busy as long as XSR.7 indicates "1", because LH28F160S3-L/S3H-L have two buffers. if an error occurs while writing, the device will stop writing and flush next Multi Word/Byte Write command loaded in Multi Word/Byte Write command. Status register bit SR.4 will be set to "1". No Multi Word/Byte Write command is available if either SR.4 or SR.5 is set to "1". SR.4 and SR.5 should be cleared before issuing Multi Word/Byte Write command. If a Multi Word/Byte Write command is attempted past an erase block boundary, the device will write the data to flash array up to an erase block boundary and then stop writing. Status register bits SR.4 and SR.5 will be set to "1".

SHARP LH28F160S3-L/S3H-L

Reliable multi byte writes can only occur when Vcc = Vcc1/2 and VPP = VPPH1/2/3. In the absence of this high voltage, memory contents are protected against multi word/byte writes. If multi word/byte write is attempted while VPP \leq VPPLK, status register bits SR.3 and SR.4 will be set to "1". Successful multi word/byte write requires that the corresponding block lock-bit be cleared or, if set, that WP# = VIH. If multi byte write is attempted when the corresponding block lock-bit is set and WP# = VIL, SR.1 and SR.4 will be set to "1".

4.10 Block Erase Suspend Command

The Block Erase Suspend command allows block erase interruption to read or (multi) word/byte write data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). STS will also transition to High Z. Specification twhrhe defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A (Multi) Word/Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the (Multi) Word/Byte Write Suspend command (see **Section 4.11**), a (multi) word/byte write operation can also be suspended. During a (multi) word/byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the STS (if set to RY/BY#) output will transition to Vol. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is

suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and STS will return to Vol. After the Erase Resume command is written, the device automatically outputs status register data when read (see Fig. 8). VPP must remain at VPPH1/2/3 (the same VPP level used for block erase) while block erase is suspended. RP# must also remain at VIH. Block erase cannot resume until (multi) word/byte write operations initiated during block erase suspend have completed.

4.11 (Multi) Word/Byte Write Suspend Command

The (Multi) Word/Byte Write Suspend command allows (multi) word/byte write interruption to read data in other flash memory locations. Once the (multi) word/byte write process starts, writing the (Multi) Word/Byte Write Suspend command requests that the WSM suspend the (multi) word/byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the (Multi) Word/Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the (multi) word/byte write operation has been suspended (both will be set to "1"). STS will also transition to High Z. Specification twhree defines the (multi) word/byte write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while (multi) word/byte write is suspended are Read Status Register and (Multi) Word/Byte Write Resume. After (Multi) Word/Byte Write Resume to the flash memory, the WSM will continue the (multi) word/byte write process. Status register bits SR.2

SHARP LH28F160S3-L/S3H-L

and SR.7 will automatically clear and STS will return to Vol. After the (Multi) Word/Byte Write command is written, the device automatically outputs status register data when read (see **Fig. 9**). VPP must remain at VPPH1/2/3 (the same VPP level used for (multi) word/byte write) while in (multi) word/byte write suspend mode. WP# must also remain at VIH or VIL.

4.12 Set Block Lock-Bit Command

A flexible block locking and unlocking scheme is enabled via block lock-bits. The block lock-bits gate program and erase operations. With WP# = VIH, individual block lock-bits can be set using the Set Block Lock-Bit command. See **Table 12** for a summary of hardware and software write protection options.

Set block lock-bit is executed by a two-cycle command sequence. The set block lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked). The WSM then controls the set block lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see **Fig. 10**). The CPU can detect the completion of the set block lock-bit event by analyzing the STS pin output or status register bit SR.7.

When the set block lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally set. An invalid Set Block Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when Vcc = Vcc1/2 and VPP = VPPH1/2/3.

In the absence of this high voltage, block lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires WP# = VIH. If it is attempted with WP# = VIL, SR.1 and SR.4 will be set to "1" and the operation will fail. Set block lock-bit operations with WP# < VIH produce spurious results and should not be attempted.

4.13 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With WP# = VIH, block lock-bits can be cleared using only the Clear Block Lock-Bits command. See **Table 12** for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see **Fig. 11**). The CPU can detect completion of the clear block lock-bits event by analyzing the STS pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bits error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when VCC = VCC1/2 and VPP = VPPH1/2/3. If a clear block lock-bits operation is attempted while VPP ≤ VPPLK, SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bit contents are

protected against alteration. A successful clear block lock-bits operation requires WP# = VIH. If it is attempted with WP# = VIL, SR.1 and SR.5 will be set to "1" and the operation will fail. Clear block lock-bits operation with VIH < RP# produce spurious results and should not be attempted.

If a clear block lock-bits operation is aborted due to VPP or Vcc transition out of valid range or RP# active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values.

4.14 STS Configuration Command

The Status (STS) pin can be configured to different states using the STS Configuration command. Once the STS pin has been configured, it remains in that configuration until another configuration command is issued, the device is powered down or RP# is set to VIL. Upon initial device power-up and after exit from deep power-down mode, the STS pin defaults to RY/BY# operation where STS low indicates that the WSM is busy. STS High Z indicates that the WSM is ready for a new operation.

To reconfigure the STS pin to other modes, the STS Configuration is issued followed by the appropriate configuration code. The three alternate configurations are all pulse mode for use as a system interrupt. The STS Configuration command functions independently of the VPP voltage and RP# must be VIH.

Table 11 STS Configuration Coding Description

Table 11 St	S Configuration Coding Description
CONFIGURATION BITS	EFFECTS
00H	Set STS pin to default level mode (RY/BY#). RY/BY# in the default level-mode of operation will indicate WSM status condition.
01H	Set STS pin to pulsed output signal for specific erase operation. In this mode, STS provides low pulse at the completion of Block Erase, Full Chip Erase and Clear Block Lock-Bits operations.
02H	Set STS pin to pulsed output signal for a specific write operation. In this mode, STS provides low pulse at the completion of (Multi) Byte Write and Set Block Lock-Bit operation.
03H	Set STS pin to pulsed output signal for specific write and erase operation. STS provides low pulse at the completion of Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration operations.

Table 12 Write Protection Alternatives

OPERATION	BLOCK LOCK-BIT	WP#	EFFECT
Block Erase or	0	VIL or VIH	Block Erase and (Multi) Word/Byte Write Enabled
(Multi) Word/Byte	1	VIL	Block is Locked. Block Erase and (Multi) Word/Byte Write Disabled
Write	1	ViH	Block Lock-Bit Override. Block Erase and (Multi) Word/Byte Write Enabled
Full Ohio France	0, 1	VIL	All unlocked blocks are erased, locked blocks are not erased
Full Chip Erase	Х	ViH	All blocks are erased
Set Block Lock-Bit	VIL		Set Block Lock-Bit Disabled
Set Block Lock-Bit	X	ViH	Set Block Lock-Bit Enabled
Clear Block Lock-Bits	X	VIL	Clear Block Lock-Bits Disabled
Clear block Lock-bits		VIH	Clear Block Lock-Bits Enabled

Table 13.1 Status Register Definition

ſ	WSMS	BESS	ECBLBS	WSBLBS	VPPS	WSS	DPS	R
٠	7	6	5	4	3	2	1	0

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

- 1 = Ready
- 0 = Busy
- SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)
 - 1 = Block Erase Suspended
 - 0 = Block Erase in Progress/Completed
- SR.5 = ERASE AND CLEAR BLOCK LOCK-BITS STATUS (ECBLBS)
 - 1 = Error in Erase or Clear Block Lock-Bits
 - 0 = Successful Erase or Clear Block Lock-Bits
- SR.4 = WRITE AND SET BLOCK LOCK-BIT STATUS (WSBLBS)
 - 1 = Error in Write or Set Block Lock-Bit
 - 0 = Successful Write or Set Block Lock-Bit
- SR.3 = VPP STATUS (VPPS)
 - 1 = VPP Low Detect, Operation Abort
 - 0 = VPP OK
- SR.2 = WRITE SUSPEND STATUS (WSS)
 - 1 = Write Suspended
 - 0 = Write in Progress/Completed
- SR.1 = DEVICE PROTECT STATUS (DPS)
 - 1 = Block Lock-Bit and/or WP# Lock Detected, Operation Abort
 - 0 = Unlock
- SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

Check STS or SR.7 to determine block erase, full chip erase, (multi) word/byte write or block lock-bit configuration completion.

SR.6-0 are invalid while SR.7 = "0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, (multi) word/byte write, block lock-bit configuration or STS configuration attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of VPP level. The WSM interrogates and indicates the VPP level only after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration command sequences. SR.3 is not guaranteed to reports accurate feedback only when VPP ≠ VPPH1/2/3.

SR.1 does not provide a continuous indication of block lock-bit values. The WSM interrogates block lock-bit, and WP# only after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration command sequences. It informs the system, depending on the attempted operation, if the block lock-bit is set and/or WP# is not VIH. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock-bit status.

SR.0 is reserved for future use and should be masked out when polling the status register.

Table 13.2 Extended Status Register Definition

SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

XSR.7 = STATE MACHINE STATUS (SMS)

- 1 = Multi Word/Byte Write available
- 0 = Multi Word/Byte Write not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

After issue a Multi Word/Byte Write command: XSR.7 indicates that a next Multi Word/Byte Write command is available.

XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.




Fig. 3 Automated Block Erase Flowchart




Fig. 4 Automated Full Chip Erase Flowchart




Fig. 5 Automated Word/Byte Write Flowchart




Fig. 6 Automated Multi Word/Byte Write Flowchart




Fig. 7 Full Status Check Procedure for Automated Multi Word/Byte Write




Fig. 8 Block Erase Suspend/Resume Flowchart




Fig. 9 (Multi) Word/Byte Write Suspend/Resume Flowchart




Fig. 10 Set Block Lock-Bit Flowchart




Fig. 11 Clear Block Lock-Bits Flowchart

SHARP LH28F160S3-L/S3H-L

5 DESIGN CONSIDERATIONS

5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for :

- a. Lowest possible memory power consumption.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

5.2 STS and Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration Polling

STS is an open drain output that should be connected to VCC by a pullup resistor to provide a hardware method of detecting block erase, full chip erase, (multi) word/byte write and block lock-bit configuration completion. In default mode, it transitions low after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration commands and returns to VOH when the WSM has finished executing the internal algorithm. For alternate STS pin configurations, see the Configuration command (**Table 3** and **Section 4.14**).

STS can be connected to an interrupt input of the system CPU or controller. It is active at all times. STS, in default mode, is also High Z when the device is in block erase suspend (with (multi) word/byte write inactive), (multi) word/byte write suspend or deep power-down modes.

5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its Vcc and GND and between its VPP and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between Vcc and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

5.4 VPP Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designers pay attention to the VPP power supply trace. The VPP pin supplies the memory cell current for block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. Use similar trace widths and layout considerations given to the VCC power bus. Adequate VPP supply traces and decoupling will decrease VPP voltage spikes and overshoots.

5.5 Vcc, Vpp, RP# Transitions

Block erase, full chip erase, (multi) word/byte write and block lock-bit configuration are not guaranteed if VPP falls outside of a valid VPPH1/2/3 range, Vcc falls outside of a valid Vcc1/2 range, or RP# = VIL. If VPP error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to VIL during block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, STS (if set to

RY/BY# mode) will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to VIL clear the status register.

The CUI latches commands issued by system software and is not altered by VPP or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after Vcc transitions below VLKO.

After block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, even after VPP transitions down to VPPLK, the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block and full chip erasure, (multi) word/byte writing or block lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power supply (VPP or Vcc) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for Vcc voltages above VLKO when VPP is active. Since both WE# and CE# must be low for a command write, driving either to VIH will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while RP# = VIL regardless of its control inputs state.

5.7 Power Consumption

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to VIL standby or sleep modes. If access is again needed, the devices can be read following the tPHQV and tPHWL wake-up cycles required after RP# is first raised to VIH. See Section 6.2.4 through 6.2.6 "AC CHARACTERISTICS - READ-ONLY and WRITE OPERATIONS" and Fig. 15, Fig. 16, Fig. 17 and Fig. 18 for more information.

6 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

Operating Temperature

• LH28F160S3-L

During Read, Erase, Write and
Block Lock-Bit Configuration 0 to +70°C (NOTE 1)
Temperature under Bias -10 to +80°C

LH28F160S3H-L

Voltage On Any Pin

(except Vcc, VPP) ···· -0.5 V to Vcc+0.5 V (NOTE 3)

Vcc Supply Voltage ----- -0.2 to +7.0 V (NOTE 3)

VPP Update Voltage during

Erase, Write and

Block Lock-Bit Configuration -- 0.2 to +7.0 V (NOTE 3)

Output Short Circuit Current 100 mA (NOTE 4)

NOTICE: The specifications are subject to change without notice. Verify with your local SHARP sales office that you have the latest datasheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- Operating temperature is for commercial product defined by this specification.
- Operating temperature is for extended temperature product defined by this specification.
- 3. All specified voltages are with respect to GND. Minimum DC voltage is -0.5 V on input/output pins and -0.2 V on Vcc and VPP pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins and Vcc is Vcc+0.5 V which, during transitions, may overshoot to Vcc+2.0 V for periods < 20 ns.</p>
- 4. Output shorted for no more than one second. No more than one output shorted at a time.

6.2 Operating Conditions

SYMBOL	PARAMETER	NOTE	MIN.	MAX.	UNIT	VERSIONS
т.	Operating Temperature	1	0	+70	,C	LH28F160S3-L
TA Or	Operating Temperature		-40	+85	ç	LH28F160S3H-L
VCC1	Vcc Supply Voltage (2.7 to 3.6 V)		2.7	3.6	٧	
VCC2	Vcc Supply Voltage (3.3±0.3 V)		3.0	3.6	٧	

NOTE:

6.2.1 CAPACITANCE (NOTE 1)

TA = +25°C, f = 1 MHz

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITION
CIN	Input Capacitance	7	10	pF	VIN = 0.0 V
Соит	Output Capacitance	9	12	pF	Vout = 0.0 V

NOTE:

Sampled, not 100% tested.

^{1.} Test condition: Ambient temperature

6.2.2 AC INPUT/OUTPUT TEST CONDITIONS




Fig. 12 Transient Input/Output Reference Waveform for Vcc = 2.7 to 3.6 V




Fig. 13 Transient Input/Output Reference Waveform for Vcc = 3.3±0.3 V




Fig. 14 Transient Equivalent Testing

Load Circuit

Test Configuration Capacitance Loading Value

TEST CONFIGURATION	C _L (pF)
Vcc = 3.3±0.3 V, 2.7 to 3.6 V	50

6.2.3 DC CHARACTERISTICS

	DC CHARACT			Vcc - 2	7 to 3.6 V	Vcc - 3	.3±0.3 V	l .	TEST
SYMBOL	PARAMI	ETER	NOTE	TYP.	MAX.	TYP.	MAX.	UNIT	CONDITIONS
				1117.					Vcc = Vcc Max.
lu	Input Load Curre	ent	1		±0.5		±0.5	μA	Vin = Vcc or GND
<u> </u>	0.1	0	_		0.5		.0.5		Vcc = Vcc Max.
ILO	Output Leakage	Current	1		±0.5		±0.5	μΑ	Vout = Vcc or GND
									CMOS Inputs
				20	100	20	100	μA	Vcc = Vcc Max.
Iccs	Vcc Standby Cu	rront	1, 3, 6		İ				CE# = RP# = Vcc±0.2 V
1003	VCC Startuby Cu	in en	1, 3, 0						TTL Inputs
				1	4	1	4	mA	Vcc = Vcc Max.
									CE# = RP# = VIH
ICCD	Vcc Deep Power-	LH28F160S3-L	1		15		15	μΑ	$RP# = GND \pm 0.2 V$
.000	Down Current	LH28F160S3H-L	,		20		20	μ	IOUT (STS) = 0 mA
									CMOS Inputs
	•				25		25	mA	Vcc = Vcc Max.
								''''	CE# = GND
ICCR :	Vcc Read Curre	nt	1, 5, 6						f = 5 MHz, $IOUT = 0 mA$
ICCH	VCC Head Cuite		1, 3, 0						TTL Inputs
					30		30	mA	Vcc = Vcc Max.
					50		50	''''	CE# = VIL
									f = 5 MHz, lout = 0 mA
	Vcc Write Curre	nt			17			mA	VPP = 2.7 to 3.6 V
Iccw	((Multi) W/B Writ	e or	1, 7		17		17	mA	VPP = 3.3±0.3 V
	Set Block Lock-E	Bit)			17		17	mA	VPP = 5.0±0.5 V
	Vcc Erase Currer	nt			17	_		mA	VPP = 2.7 to 3.6 V
ICCE	(Block Erase, Full	Chip Erase,	1, 7		17		17	mA	VPP = 3.3±0.3 V
	Clear Block Lock-	Bits)			17		17	mA	VPP = 5.0±0.5 V
Iccws	Vcc Write or Blo		1, 2	1	6	1	6	mA	CE# = VIH
ICCES	Suspend Current		, -	,		·			
IPPS .	VPP Standby Cur		1	±2	±15	±2	±15	μA	VPP ≤ VCC
IPPR	VPP Read Currer		1	10	200	10	200	μΑ	VPP > VCC
IPPD	VPP Deep Power Current	-Down	1	0.1	5	0.1	5	μΑ	RP# = GND±0.2 V
	VPP Write Currer	nt			80		_	mA	VPP = 2.7 to 3.6 V
IPPW	((Multi) W/B Write	e or	1, 7		80		80	mA	VPP = 3.3±0.3 V
	Set Block Lock-B	Sit)			80		80	mA	VPP = 5.0±0.5 V
	VPP Erase Curren	t			40]	_]	mA	VPP = 2.7 to 3.6 V
IPPE	(Block Erase, Full	Chip Erase,	1, 7		40		40	mA	VPP = 3.3±0.3 V
	Clear Block Lock-				40		40	mA	VPP = 5.0±0.5 V
IPPWS	VPP Write or Bloc		1	10	200	10	200	μΑ	VPP = VPPH1/2/3
IPPES	Suspend Current								

6.2.3 DC CHARACTERISTICS (contd.)

SYMBOL	PARAMETER	NOTE	Vcc = 2.7	7 to 3.6 V	Vcc = 3	.3±0.3 V	UNIT	TEST
SINDUL	PANAMETER	NOIE	MIN.	MAX.	MIN.	MAX.	UNII	CONDITIONS
VIL	Input Low Voltage	7	-0.5	0.8	-0.5	0.8	٧	
Vıн	Input High Voltage	7	2.0	Vcc +0.5	2.0	Vcc +0.5	V	
Vol	Output Low Voltage	3, 7		0.4		0.4	v	Vcc = Vcc Min.
VoH1	Output High Voltage (TTL)	3, 7	2.4		2.4		٧	Vcc = Vcc Min. IoH = -2.5 mA
Voh2	Output High Voltage (CMOS)	3, 7	0.85 Vcc		0.85 Vcc		٧	Vcc = Vcc Min. IOH = -2.5 mA
	(CIVICS)		Vcc -0.4		Vcc -0.4		٧	Vcc = Vcc Min. $IOH = -100 \mu A$
VPPLK	VPP Lockout Voltage during Normal Operations	4, 7		1.5		1.5	٧	
VPPH1	VPP Voltage during Write or Erase Operations		2.7	3.6	_		٧	
VPPH2	VPP Voltage during Write or Erase Operations		3.0	3.6	3.0	3.6	٧	
Vррнз	VPP Voltage during Write or Erase Operations		4.5	5.5	4.5	5.5	٧	
Vlko	Vcc Lockout Voltage		2.0		2.0		٧	

- All currents are in RMS unless otherwise noted. Typical values at nominal Vcc voltage and TA = +25°C. These currents are valid for all product versions (packages and speeds).
- Iccws and Icces are specified with the device deselected. If reading or (multi) word/byte writing in erase suspend mode, the device's current draw is the sum of Iccws or Icces and Iccn or Iccw, respectively.
- 3. Includes STS.
- 4. Block erases, full chip erases, (multi) word/byte writes and block lock-bit configurations are inhibited when VPP ≤ VPPLK, and not guaranteed in the range between VPPLK (max.) and VPPH1 (min.), between VPPH1 (max.) and VPPH2 (min.), between VPPH2 (max.) and VPPH3 (min.) and above VPPH3 (max.).

- 5. Automatic Power Saving (APS) reduces typical Iccn to 3 mA at 2.7 V and 3.3 V Vcc in static operation.
- 6. CMOS inputs are either Vcc±0.2 V or GND±0.2 V. TTL inputs are either Vi∟ or ViH.
- 7. Sampled, not 100% tested.

6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS (NOTE 1)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C or -40 to +85°C

	VERSIONS			60S3-L10 0S3H-L10		60S3-L13 0S3H-L13	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	1
tavav	Read Cycle Time		120		150		ns
tavqv	Address to Output Delay			120		150	ns
telav	CE# to Output Delay	2		120		150	ns
tphqv	RP# High to Output Delay			600		600	ns
tglav	OE# to Output Delay	2		50		55	ns
telox	CE# to Output in Low Z	3	0		0		ns
tehqz	CE# High to Output in High Z	3		50		55	ns
tglax	OE# to Output in Low Z	3	0		0		ns
tghqz	OE# High to Output in High Z	3		20		25	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
tFLQV	BYTE# to Output Delay	3		120		150	ns
tFHQV	BTTE# to Output Delay			120		130	'''
tFLQZ	BYTE# to Output in High Z	3		30		40	ns
tELFL tELFH	CE# Low to BYTE# High or Low	3		5		5	ns

• Vcc = 3.3±0.3 V, TA = 0 to +70°C or -40 to +85°C

	VERSIONS		LH28F1	60S3-L10	LH28F1	60S3-L13	T
	VERSIONS		LH28F16	0S3H-L10	LH28F16	0S3H-L13	UNI
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.]
tavav	Read Cycle Time		100		130		ns
tavqv	Address to Output Delay			100		130	ns
telqv	CE# to Output Delay	2		100		130	ns
tphqv	RP# High to Output Delay			600		600	ns
tGLQV	OE# to Output Delay	2		45		50	ns
tELQX	CE# to Output in Low Z	3	0		0		ns
tehoz	CE# High to Output in High Z	3		50		55	ns
tGLQX	OE# to Output in Low Z	3	0		0		ns
tghqz	OE# High to Output in High Z	3		20		25	ns
tOH	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
tFLQV tFHQV	BYTE# to Output Delay	3		100		130	ns
tFLQZ	BYTE# to Output in High Z	3		30		40	ns
tELFL tELFH	CE# Low to BYTE# High or Low	3		5		5	ns

- 1. See AC Input/Output Reference Waveform (Fig. 12 and Fig. 13) for maximum allowable input slew rate.
- 2. OE# may be delayed up to telov-tglov after the falling edge of CE# without impact on telov.
- 3. Sampled, not 100% tested.




Fig. 15 AC Waveform for Read Operations




Fig. 16 BYTE# Timing Waveforms

6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS (NOTE 1)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C or -40 to +85°C


	VERSIONS			60S3-L10 0S3H-L10	1	60S3-L13 0S3H-L13	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MiN.	MAX.]
tavav	Write Cycle Time		120		150		ns
tphwl.	RP# High Recovery to WE# Going Low	2	1		1		μs
tELWL	CE# Setup to WE# Going Low		10		10		ns
twLwH	WE# Pulse Width		50		50		ns
tshwh	WP# VIH Setup to WE# Going High	2	100		100		ns
tvpwh	VPP Setup to WE# Going High	2	100		100		ns
tavwh	Address Setup to WE# Going High	3	50		50		ns
tovwh	Data Setup to WE# Going High	3	50		50		ns
twhdx	Data Hold from WE# High		5		5		ns
twhax	Address Hold from WE# High		5		5		ns
twheh	CE# Hold from WE# High		10		10		ns
twhwl	WE# Pulse Width High		30		30		ns
twhal	WE# High to STS Going Low			100		100	ns
twhgl	Write Recovery before Read		0		0		ns
tQVVL	VPP Hold from Valid SRD, STS High Z	2, 4	0		0		ns
tavsl	WP# VIH Hold from Valid SRD, STS High Z	2, 4	0		0		ns

• Vcc = 3.3±0.3 V, TA = 0 to +70°C or -40 to +85°C

	VERSIONS		LH28F1	60S3-L10	LH28F16	60S3-L13	
	7 EN SIONS		LH28F16	0S3H-L10	LH28F16	0S3H-L13	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tavav	Write Cycle Time		100		130		ns
tPHWL	RP# High Recovery to WE# Going Low	2	1		1		μs
telwl	CE# Setup to WE# Going Low		10		10		ns
twLwH	WE# Pulse Width		50		50		ns
tshwh	WP# VIH Setup to WE# Going High	2	100		100		ns
tvpwh	VPP Setup to WE# Going High	2	100		100		ns
tavwh	Address Setup to WE# Going High	3	50		50		ns
tovwh	Data Setup to WE# Going High	3	50		50		ns
twhdx	Data Hold from WE# High		5		5		ns
twhax	Address Hold from WE# High		5		5		ns
twheh	CE# Hold from WE# High		10		10		ns
twhwl.	WE# Pulse Width High		30		30		ns
twhrl	WE# High to STS Going Low			100		100	ns
twhgl	Write Recovery before Read		0		0		ns
tQVVL.	VPP Hold from Valid SRD, STS High Z	2, 4	0		0		ns
tavsl	WP# VIH Hold from Valid SRD, STS High Z	2, 4	0		0		ns

- Read timing characteristics during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations are the same as during readonly operations. Refer to Section 6.2.4 "AC CHARACTERISTICS" for read-only operations.
- 2. Sampled, not 100% tested.

- Refer to Table 3 for valid AIN and DIN for block erase, full chip erase, (multi) word/byte write or block lock-bit configuration.
- VPP should be held at VPPH1/2/3 until determination of block erase, full chip erase, (multi) word/byte write or block lock-bit configuration success (SR.1/3/4/5 = 0).



- 5. Read status register data.
- 6. Write Read Array command.
- 7. CE# is defined as the latter of CE0# and CE1# going Low or the first of CE0# or CE1# going High.

Fig. 17 AC Waveform for WE#-Controlled Write Operations

6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES (NOTE 1)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C or -40 to +85°C


	VERSIONS			60S3-L10 0S3H-L10	I .	60S3-L13 0S3H-L13	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	1
tavav	Write Cycle Time		120		150		ns
tphel	RP# High Recovery to CE# Going Low	2	1		1		μs
twlel	WE# Setup to CE# Going Low		0		0		ns
teleh	CE# Pulse Width		70		70		ns
tsheh	WP# VIH Setup to CE# Going High	2	100		100		ns
tvpeh	VPP Setup to CE# Going High	2	100		100		ns
taveh	Address Setup to CE# Going High	3	50		50		ns
tDVEH	Data Setup to CE# Going High	3	50		50		ns
tehdx	Data Hold from CE# High		5		5		ns
TEHAX	Address Hold from CE# High		5		5		ns
tehwh	WE# Hold from CE# High		0		0		ns
tEHEL	CE# Pulse Width High		25		25		ns
tehrl	CE# High to STS Going Low			100		100	ns
tehgl	Write Recovery before Read		0		0		ns
tavvl	VPP Hold from Valid SRD, STS High Z	2, 4	0		0		ns
tavsl	WP# VIH Hold from Valid SRD, STS High Z	2, 4	0		0		ns

• Vcc = 3.3 ± 0.3 V, TA = 0 to +70°C or -40 to +85°C

	VERSIONS			60S3-L10 0S3H-L10		60S3-L13 0S3H-L13	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.] [
tavav	Write Cycle Time		100		130		ns
t PHEL	RP# High Recovery to CE# Going Low	2	1		1		μs
twlel	WE# Setup to CE# Going Low	T	0		0		ns
teleh	CE# Pulse Width		70	,	70		ns
tsheh	WP# VIH Setup to CE# Going High	2	100		100		ns
tvpeh	VPP Setup to CE# Going High	2	100		100		ns
tAVEH	Address Setup to CE# Going High	3	50		50		ns
tDVEH	Data Setup to CE# Going High	3	50		50		ns
tehdx	Data Hold from CE# High		5		5		ns
tehax	Address Hold from CE# High		5		5		ns
tehwh	WE# Hold from CE# High		0		0		ns
tEHEL	CE# Pulse Width High		25		25		ns
tehrl,	CE# High to STS Going Low			100		100	ns
tehgl	Write Recovery before Read .		0		0		ns
tQVVL	VPP Hold from Valid SRD, STS High Z	2, 4	0		0		ns
tavsl	WP# V⊮ Hold from Valid SRD, STS High Z	2, 4	0		0		ns

- In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold and inactive WE# times should be measured relative to the CE# waveform.
- 2. Sampled, not 100% tested.

- Refer to Table 3 for valid AIN and DIN for block erase, full chip erase, (multi) word/byte write or block lock-bit configuration.
- 4. VPP should be held at VPPH1/2/3 until determination of block erase, full chip erase, (multi) word/byte write or block lock-bit configuration success (SR.1/3/4/5 = 0).



- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.
- 7. CE# is defined as the latter of CEo# and CE1# going Low or the first of CEo# or CE1# going High.

Fig. 18 AC Waveform for CE#-Controlled Write Operations

6.2.7 RESET OPERATIONS




Fig. 19 AC Waveform for Reset Operation

Reset AC Specifications (NOTE 1)

0.//40001	PA A PA A B A POSP PO	NOTE	Vcc = 2.	7 to 3.6 V	Vcc = 3	.3±0.3 V	
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	UNIT
tPLPH	RP# Pulse Low Time (If RP# is tied to Vcc,		100		100		ns
trern	this specification is not applicable)		100		100		113
	RP# Low to Reset during Block Erase,						
tPLRH	Full Chip Erase, (Multi) Word/Byte Write	2, 3		21.5		21.1	μs
	or Block Lock-Bit Configuration						
t23VPH	Vcc 2.7 V to RP# High		400		100		
LESVEN	Vcc 3.0 V to RP# High	4	100		100		ns

- These specifications are valid for all product versions (packages and speeds).
- If RP# is asserted while a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration operation is not executing, the reset will complete within 100 ns.
- A reset time, tPHQV, is required from the latter of STS going High Z or RP# going high until outputs are valid.
- 4. When the device power-up, holding RP#-low minimum 100 ns is required after Vcc has been in predefined range and also has been in stable there.

6.2.8 BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE AND BLOCK LOCK-BIT CONFIGURATION PERFORMANCE (NOTE 3, 4)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C or -40 to +85°C

OVALDC:	DADAMETER	NOTE		= 2.7 to		Vpp	$= 3.0\pm0$.3 V	VPP	$= 5.0\pm0$.5 V	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	TYP.(NOTE 1)	MAX.	MiN.	TYP.(NOTE 1)	MAX.	MIN.	TYP.(NOTE 1)	MAX.	UNIT
tWHQV1 tEHQV1	Word/Byte Write Time (using W/B write, in word mode)	2		22.19	TBD		22.19	TBD		13.2	TBD	μs
tWHQV1 tEHQV1	Word/Byte Write Time (using W/B write, in byte mode)	2		19.9	TBD		19.9	TBD		13.2	TBD	μs
	Word/Byte Write Time (using multi word/byte write)	2		5.76	TBD		5.76	TBD		2.76	TBD	μs
	Block Write Time (using W/B write, in word mode)	2		0.73	8.2		0.73	8.2		0.44	4.8	S
	Block Write Time (using W/B write, in byte mode)	2		1.31	16.5		1.31	16.5		0.87	10.9	s
	Block Write Time (using multi word/byte write)	2		0.37	4.1		0.37	4.1		0.18	2	s
twhqv2 tehqv2	Block Erase Time	2		0.56	10		0.56	10		0.42	10	S
	Full Chip Erase Time			17.9	TBD		17.9	TBD		13.4	TBD	S
twhqv3 tehqv3	Set Block Lock-Bit Time	2		22.17	TBD	ļ	22.17	TBD		13.2	TBD	μs
tWHQV4 tEHQV4	Clear Block Lock-Bits Time	2		0.56	TBD		0.56	TBD		0.42	TBD	s
twhRH1 tEHRH1	Write Suspend Latency Time to Read			7.24	10.2		7.24	10.2		6.73	9.48	μs
tWHRH2 tEHRH2	Erase Suspend Latency Time to Read			15.5	21.5		15.5	21.5		12.54	17.54	μs

- Typical values measured at TA = +25°C and nominal voltages. Assumes corresponding block lock-bits are not set. Subject to change based on device characterization.
- 2. Excludes system-level overhead.

- These performance numbers are valid for all speed versions.
- 4. Sampled, not 100% tested.

6.2.8 BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE AND BLOCK LOCK-BIT CONFIGURATION PERFORMANCE (contd.) (NOTE 3, 4)


• Vcc = 3.3±0.3 V, TA = 0 to +70°C or -40 to +85°C

OVALDC:	DADAMETER	NOTE	VPP	$= 3.0\pm0$.3 V	VPP	= 5.0±0	.5 V	J.,,,_
SYMBOL	PARAMETER	NOTE	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP.(NOTE 1)	MAX.	UNIT
twHQV1	Word/Byte Write Time	2		01.75	TBD		10.05	TBD	
tEHQV1	(using W/B write, in word mode)	4		21.75	עפו		12.95	טפו	μs
twHQV1	Word/Byte Write Time	2		19.51	TBD		12.95	TBD	
tEHQV1	(using W/B write, in byte mode)			19.51	טפו		12.95	טפו	μs
	Word/Byte Write Time	2		5.66	TBD		2.7	TBD	
	(using multi word/byte write)	-		5.00	עפו		2.7	טסו	μs
	Block Write Time	2		0.70	8.2		0.40	4.0	
	(using W/B write, in word mode)	2		0.72	8.2		0.43	4.8	S
	Block Write Time	2		4.00	10.5		0.05	400	_
	(using W/B write, in byte mode)	2		1.28	16.5		0.85	10.9	S
	Block Write Time	2		0.36	4.1		0.10	2	
	(using multi word/byte write)	-		0.36	4.1		0.18	2	S
tWHQV2	Block Erase Time	2		0.55	10		0.41	10	
tEHQV2	DIOCK Elase Time	-		0.55	10		0.41	10	S
	Full Chip Erase Time			17.6	TBD		13.1	TBD	s
twhqv3	Set Block Lock-Bit Time	2		21.75	TBD		10.05	TBD	
tEHQV3	Set Block Lock-bit Time			21./5	וטסו		12.95	טפו	μs
tWHQV4	Clear Black Look Bits Time			0.55	TDD		0.44	TDD	
tEHQV4	Clear Block Lock-Bits Time	2	i	0.55	TBD		0.41	TBD	S
twhRH1	Milita Cupped Laters Time to De-d			7.4	40		0.0	0.0	
tehrh1	Write Suspend Latency Time to Read			7.1	10		6.6	9.3	μs
twhrh2	Erona Suppond Latency Time to Dead			15.0	01.1		100	17.0	
tEHRH2	Erase Suspend Latency Time to Read			15.2	21.1		12.3	17.2	μs

- Typical values measured at TA = +25°C and nominal voltages. Assumes corresponding block lock-bits are not set. Subject to change based on device characterization.
- 2. Excludes system-level overhead.


- 3. These performance numbers are valid for all speed versions.
- 4. Sampled, not 100% tested.


7 ORDERING INFORMATION




		VALID OPERATIONA	AL COMBINATIONS
		Vcc = 2.7 to 3.6 V	Vcc = 3.3±0.3 V
OPTION	ORDER CODE	50 pF load,	50 pF load,
		1.35 V I/O Levels	1.5 V VO Levels
1	LH28F160S3XX-L10	120 ns	100 ns
2	LH28F160S3XX-L13	150 ns	130 ns

PACKAGING








PACKAGING

Package Outline

(Unit:mm)



SDIP: Shrink DIP*

SOP: Small Outline Package

SSOP: Shrink SOP TSOP: Thin SOP

CSP: Chip Size Package (FBGA)

*DIP : Dual In-line Package

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

Fast Info: (1) 800-833-9437

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:**

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

Shenzhen Representative Office:

Fax: (86) 755-3273735

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819