



## Current Feedback Op Amp (CF-OpAmp)

---

### Features

- 61 dB dc gain
- 6 mA current drive
- Less than 1 V headroom
- 650 V/ $\mu$ s slew rate
- 280 k $\Omega$  input impedance
- 450 MHz unity gain bandwidth
- Low power (1.5 mA biasing current)
- 2 nV/ $\sqrt{\text{Hz}}$  equivalent input noise

### Introduction

The primary advantage of current feedback operational amplifiers (CF-OpAmps), over other types of op amps, is their ability to achieve fast slew rates at small, quiescent power levels. This is especially advantageous for pulse applications where most of the power is required during the pulse edges. The way CF-OpAmps achieve fast slew rates at small, quiescent power levels is by generating the internal currents required for fast slew rates dynamically through the negative input terminal.

The primary disadvantage of this approach is that the input impedance is very low for the negative input terminal, which makes current feedback op amps poor inverting amplifiers. Conversely, the input impedance of the positive input terminal is much higher; hence, current feedback op amps are mostly used as noninverting amplifiers.

For noninverting applications that require low power, fast slew rate, low output impedance, and current-drive capability, the CF-OpAmp presented here provides a basic topology for achieving these requirements.

Very often, the most cost-effective designs employ the simplest circuits (fewest devices) that meet the design specifications. The CF-OpAmp has been chosen because of its simplicity. If its performance is sat-

isfactory for a given application, it can be used as presented\*; if not, numerous suggestions have been included for improving the performance. These suggestions can be used as needed, albeit at a cost of requiring additional devices.

A CF-OpAmp circuit, composed of an input stage, a differential current drive stage, and a low output impedance driving stage, is illustrated in Figure 1. The circuit takes advantage of the complementary nature of the CBIC process to achieve controlled and symmetrical behavior. The input stage generates a current that is equal to the current in the negative input terminal. The differential current drive stage reflects the current from the negative input to the summing node and to the output stage biasing current sources. The output stage is a wideband unity gain buffer with a low output impedance.

The CF-OpAmp is intended to be biased with the voltage and current reference (VCR) circuit macro-cell. If the resistors in the CF-OpAmp are selected to be of the same type as those of the VCR, the voltages across the resistors<sup>†</sup> will be proportional to the bandgap voltage (VBG). The CF-OpAmp may also be biased with an external current source.

Since transistors typically have higher gains at elevated temperatures, uniform performance over temperature is best achieved by biasing the transistors with negative temperature coefficient current sources. Using negative temperature coefficient current sources for biasing also helps ensure thermal stability<sup>‡</sup> by lowering the dissipated power on the IC as the temperature increases.

\* Since devices of the same type usually match each other within 1%, while absolute values vary by more than 20% in most integrated-circuit fabrication processes, it is most often advantageous to utilize circuits where accuracy is controlled by device matching rather than by the absolute value of the devices.

† All materials presented are exclusively for reference.


‡ This is especially important since most SPICE class circuit simulators cannot simulate thermal stability.

**Introduction** (continued)

In the following Description section, the dc, ac, and transient capabilities for the current feedback operational amplifier are presented. The Performance Improvements section provides numerous ways to modify the CF-OpAmp circuit to achieve improved performance. Further, this macrocell is fabricated using the Lucent Technologies Microelectronics Group ALA110 CBIC-V2 linear array for evaluation.

**Description**

An elementary current feedback operational amplifier circuit is illustrated in Figure 1. The circuit is composed of three parts: a differential input stage, a differential current drive current mirror stage, and a low output impedance unity gain driving stage.



**Figure 1. Current Feedback Operational Amplifier (CF-OpAmp) Schematic**

## Description (continued)

### Differential Input Stage

The differential input stage is composed of transistors Q2 and Q3, which are biased by the currents of transistors Q1(I1) and Q4(I4), and Q10 and Q11, which are biased by transistors Q2 and Q3. The ratio of the current in the negative and positive terminal is:

$$\frac{I_{NEG}}{I_{POS}} = \beta_{npn} \beta_{pnp}$$

Operating in the noninverting mode with a resistor, R, connected from the negative terminal to gnd, the differential current at the collector of Q10 and Q11 is:

$$I_{10} - I_{11} = \frac{V_{NEG}}{R}$$

Hence, the input stage behaves as a transconductance amplifier  $G = 1/R$ . The voltage from the positive input terminal to ground has been converted to a differential output current ( $I_{10} - I_{11}$ ).

### Differential Current Drive Stage

The second stage is composed of Q6, Q7, Q8, Q9, Q15, and Q17. Assuming perfect devices and infinite impedance in parallel with C1, the VSUM voltage is:

$$V_{SUM} = \frac{1}{C} \left( \int_{t_0}^t \frac{V_{NEG}}{R} dt \right)$$

For an ideal CF-OpAmp, VSUM would equal 0 V if  $I_{NEG} = 0$ . Because of finite impedance in parallel with C1, nonideal devices, and device mismatch, INEG usually requires  $V_{POS} - V_{NEG}$  to be offset for VSUM to equal 0 V (i.e., offset voltage).

The rate at which the VSUM node changes value depends on the size of the differential current applied to C1. The maximum rate at which VSUM can vary (slew rate) is limited by the collector currents of Q7 and Q9, and the value of C1\*. The primary advantage of CF-OpAmp is that the collector currents of Q7 and Q9 become larger as the amplifier input slews faster. Unlike the VF-OpAmp, the biasing current of Q15 and Q17 also increases with speed, which provides more current drive. This is especially beneficial for capacitive loads.

\* The parasitic capacitances associated with the VSUM node can often be larger than the value of C1.

### A Low Output Impedance Unity Gain Driver Buffer Stage

The function of the CF-OpAmp is essentially complete at the VSUM node. That is, the input voltage has been converted to a single output voltage. Since, in many applications, it is necessary to drive small impedances, the addition of a low output impedance driver is desirable. Note the similarity of the input and output stages.


The driver/output buffer stage presented in Figure 1 has a wide bandwidth (approximately the unity gain,  $F_t$ , of the transistors), an output-to-input impedance reduction of  $\beta_{npn} \times \beta_{pnp}$ , an output voltage swing to within 1 V of both voltage supply rails, and a current-drive capability of  $I_{15} \times \beta_{npn}$  or  $I_{17} \times \beta_{pnp}$ .

## Simulated Performance

### dc Transfer Characteristics

Figure 2 illustrates the dc characteristics of the CF-OpAmp, where  $V_{IN} = V_{POS} - V_{NEG}$ . The dc gain at  $V_{IN} = 0$  is the slope of the curve, which is approximately:

$\frac{8 \text{ V}}{7.9 \text{ mV}} = 1034 \text{ (61 dB)}$ . Also, the maximum voltage swing extends slightly above 4 V and below -4 V.



12-3386

Figure 2. Simulated dc Transfer Characteristic for the CF-OpAmp


## Simulated Performance (continued)

### ac Gain and Phase

Figure 3 illustrates the ac gain and phase of the VF-OpAmp driving a 2k load\*.

The ac gain at the low frequencies (left side of Figure 3), plus the 6 dB from the gain of two feedback loops is about 61 dB, the same as the dc gain in Figure 2.

The ac unity gain occurs at approximately 300 MHz. The larger the phase and gain margin of an op amp, the greater the stability. Figure 3 shows a phase margin of 48 degrees and a gain margin of 17 dB. The bandwidth of the CF-OpAmp can be increased by improving the dc gain or reducing the value of the compensating capacitor C1. This will result in a reduction of phase and gain margin†.




**Figure 3. Simulated Loop Gain and Phase (Effectively Open Loop) for the CF-OpAmp**

\* The gain and phase simulations are obtained in a unity gain close-loop configuration, which is equivalent to an open-loop gain and phase measurement.

† Usually, 45 degrees of phase margin and 6 dB of gain margin is considered adequate.

**Simulated Performance** (continued)**Unity Gain Bandwidth**

The unity gain characteristic of the CF-OpAmp is illustrated in Figure 4. The bandwidth is approximately 450 MHz, with about 0.2 dB of peaking at 200 MHz. The peak voltage occurs at the frequency where the open-loop gain is 1. This can be adjusted by changing the dc gain or the compensation capacitor C1.



**Figure 4. Simulated ac Unity Gain of the CF-OpAmp**

## Simulated Performance (continued)

### Slew Rate Limit

The slew rate limit is illustrated in Figure 5. A 2 V input pulse is applied with a rise time of 1 ns. The CF-OpAmp produces a 4 V output pulse with a rise time of approximately 600 V/ $\mu$ s, and a fall time of 1800 V/ $\mu$ s. The mismatch in rise and fall times is attributed to the mismatches in the parasitic capacitances of the npn and pnp transistors.





Figure 5. Simulated Transient Response of the CF-OpAmp Illustrating Slew Rate Capabilities

**Simulated Performance** (continued)**Input Impedance**

The input impedance of the CF-OpAmp is illustrated in Figure 6. The input impedance is about 280 k $\Omega$  up to 1 MHz and then drops off at 20 dB per decade, reaching 300  $\Omega$  at 1 GHz.



12-3389

**Figure 6. Simulated Input Impedance of the Positive Input for the CF-OpAmp**



## Performance Improvements

### Power

The dc power dissipation is related to the dc bias current plus the drive current, times the voltage drop across the IC. The ac power consumption is the power consumption plus the RMS power on the IC. The biasing current is set by the biasing circuits in the VCR macrocell. The VCR cell has been designed to compensate for process and temperature variations. The temperature variation is minimized by the use of a bandgap reference circuit, and the process variation is minimized by avoiding tolerances that depend on absolute device values.

Varying the value of the biasing current in the CF-OpAmp changes the dc power proportionally. Changing the biasing current affects the bandwidth, the slew rate, and the current-drive capability.

### dc Gain

The dc gain is controlled by an external resistor,  $R_1$ , and the impedance in parallel with  $C_1$ . Hence, reducing  $R_1$ , and/or increasing the impedance in parallel with  $C_1$ , will increase the dc gain.

### Bandwidth

The bandwidth is controlled by  $C_1$  and the resistance in parallel with  $C_1$ . Increasing  $R \times C_1$  lowers the bandwidth by lowering the corner frequency of the dominant pole. This also affects the open-loop unity gain. Changing the dc gain by varying  $R$  (or  $I_1$  if  $R$  is small) changes the open-loop unity gain but does not change the bandwidth.

### Slew Rate

The slew rate is controlled by the difference current at the summing node and  $C_1$ . Increasing the current in the negative input terminal or reducing  $C_1$  increases the slew rate. Decreasing  $C_1$  also has the adverse effect of reducing the stability of the op amp. Increasing the current improves the stability but increases the dissipated power.

## Stability

Increasing  $C_1$  increases the stability but reduces the bandwidth and the slew rate. Increasing the current also increases the stability to a point, but at the expense of increasing dissipated power.

### Input Impedance

The input impedance of the positive input terminal can be increased by lowering the biasing current. This also lowers the dc gain, the bandwidth, and the slew rate. An alternate approach to increasing the input impedance is to use an input-biasing current-cancellation circuit.

### Current Drive

The output current drive can be increased by increasing the biasing current. This will also increase the dissipated power. An alternative is to use Darlington's in the output stage. This will provide an extra stage of current gain, but will reduce the head room by one  $V_{BE}$ .

### Input-Referred Noise

The input-referred noise is primarily due to the thermal noise of the base resistance and the shot noise of the junction currents in the input transistors  $Q_{10}$  and  $Q_{11}$ . To minimize the noise, the input devices are made as large as possible to obtain the minimum base resistance. Since large devices have more capacitances associated with them, it requires more junction current to retain the speed. An optimal point for minimum noise operation is where the base resistance thermal noise equals the junction shot noise.

**Electrical Characteristics**

Conditions:  $T_J = 25\text{ }^{\circ}\text{C}$ ,  $R_L = 2\text{ k}\Omega$ ,  $V_{SP} = +5\text{ V}$ ,  $V_{SN} = -5\text{ V}$ .

**Table 1. dc Characteristics**

Name	Conditions	Typical Value	Unit
Voltage Supply Range	—	$\pm 1$ to $\pm 5$	V
Supply Current Draw	$V_{IN} = -3.76\text{ mV}$	1.5	mA

**Table 2. dc Performance**

Name	Conditions	Typical Value	Unit
Input Bias Current	$V_+/V_-$ , $V_{IN} = 3.76\text{ mV}$	1.4/22.6	$\mu\text{A}$
Input Impedance	Input of $V_+$	280	$\text{k}\Omega$
Input Offset Voltage	—	-3.76	mV
Output Voltage Swing (head/floor room)	$V_{SP} - V_{OUT}$ , $V_{OUT} - V_{SN}$	1, 1	V
Common-mode Range (head/floor room)	$V_{SP} - V_{IN}$ , $V_{IN} - V_{SN}$	1, 1	V
Output Current Drive	—	6	mA
dc Gain	—	60	dB

**Table 3. ac Performance**

Name	Conditions	Typical Value	Unit
Open-loop Unity Gain Frequency	—	500	MHz
Open-loop Bandwidth	—	650	kHz
Closed-loop Unity Gain Bandwidth	—	450	MHz

**Table 4. Dynamic Performance**

Name	Conditions	Typical Value	Unit
Slew Rate	Gain of 2	600	$\text{V}/\mu\text{s}$
Noise Voltage at Input	$V_{IN} = -3.76\text{ mV}$ , Open Loop	2.1	$\text{nV}/\sqrt{\text{Hz}}$

**Notes**

---

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: <http://www.lucent.com/micro>

U.S.A.: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103

**1-800-372-2447**, FAX 610-712-4106 (In CANADA: **1-800-553-2448**, FAX 610-712-4106), e-mail [docmaster@micro.lucent.com](mailto:docmaster@micro.lucent.com)

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256

**Tel. (65) 778 8833**, FAX (65) 777 7495

JAPAN: Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan

**Tel. (81) 3 5421 1600**, FAX (81) 3 5421 1700

For data requests in Europe:

MICROELECTRONICS GROUP DATALINE: **Tel. (44) 1734 324 299**, FAX (44) 1734 328 148

For technical inquiries in Europe:

CENTRAL EUROPE: **(49) 89 95086 0** (Munich), NORTHERN EUROPE: **(44) 1344 865 900** (Bracknell UK),

FRANCE: **(33) 1 41 45 77 00** (Paris), SOUTHERN EUROPE: **(39) 2 6601 1800** (Milan) or **(34) 1 807 1700** (Madrid)

---

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Copyright © 1997 Lucent Technologies Inc.

All Rights Reserved

Printed in U.S.A.

April 1998  
DS97-011BPF



microelectronics group

**Lucent Technologies**  
Bell Labs Innovations

