# **LRS1370**

# Stacked Chip 16M (x16) Flash and 2M (x16) SRAM

(Model No.: LRS1370)

Spec No.: EL12Y030

Issue Date: November 10, 2000



### LRS1370

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - •Instrumentation and measuring equipment
    - Machine tools
    - •Audiovisual equipment
    - Home appliance
    - •Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - •Mainframe computers
    - •Traffic control systems
    - •Gas leak detectors and automatic cutoff devices
    - •Rescue and security equipment
    - •Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - •Aerospace equipment
    - •Communications equipment for trunk lines
    - •Control equipment for the nuclear power industry
    - •Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



Contents
1. Description
2. Pin Configuration
3. Truth Table
4. Block Diagram
5. Command Definitions for Flash Memory65.1 Command Definitions65.2. Identifier Codes75.3. Write Protection Alternatives7
6. Status Register Definition
7. Memory Map for Flash Memory
8. Absolute Maximum Ratings
9. Recommended DC Operating Conditions
10. Pin Capacitance
11. DC Electrical Characteristics
12. AC Electrical Characteristics for Flash Memory       13         12.1 AC Test Conditions       13         12.2 Read Cycle       13         12.3 Write Cycle (F-WE Controlled)       14         12.4 Write Cycle (F-CE Controlled)       15         12.5 Block Erase, Full Chip Erase, Word Write and Lock-Bits Configuration Performance       16         12.6 Flash Memory AC Characteristics Timing Chart       17         12.7 Reset Operations       20
13. AC Electrical Characteristics for SRAM       21         13.1 AC Test Conditions       21         13.2 Read Cycle       21         13.3 Write Cycle       22         13.4 SRAM AC Characteristics Timing Chart       23
14. Data Retention Characteristics for SRAM
15. Notes
16. Flash Memory Data Protection.   29
17. Design Considerations30
18. Related Document Information   30
19. Package and Packing Specification



# 1. Description

The LRS1370 is a combination memory organized as  $1,048,576 \times 16$  bit flash memory and  $131,072 \times 16$  bit static RAM in one package.

### Features

- Power supply
   Operating temperature
   2.7V to 3.6V
   -25°C to +85°C
- Not designed or rated as radiation hardened
- 72 pin CSP (LCSP072-P-0811) plastic package
- Flash memory has P-type bulk silicon, and SRAM has P-type bulk silicon

# Flash Memory

- Access Time •••• 90 ns (Max.)
- Power Supply current (The current for F-V  $_{\rm CC}$  pin and F-V  $_{\rm CCW}$  pin)

Read •••• 25 mA (Max.  $t_{CYCLE} = 200$ ns, CMOS Input)

Reset Power-Down  $\bullet \bullet \bullet \bullet \qquad 20 \ \mu A \qquad (Max. \ F-\overline{RP} = GND \pm 0.2V, \\ I_{OUT}(F-RY/\overline{BY}) = 0mA)$ 

Standby  $\bullet \bullet \bullet \bullet \bullet 30 \,\mu\text{A}$  (Max. F- $\overline{\text{CE}}$  = F- $\overline{\text{RP}}$  = F-V<sub>CC</sub> ± 0.2V)

- Optimized Array Blocking Architecture

Two 4k-word Boot Blocks

Six 4k-word Parameter Blocks

Thirty-one 32k-word Main Blocks

**Bottom Boot Location** 

- Extended Cycling Capability

100,000 Block Erase Cycles (F-V<sub>CCW</sub> = 2.7 to 3.6V) 1,000 Block Erase Cycles and total 80 hours (F-V<sub>CCW</sub> = 11.7 to 12.3V)

- Enhanced Automated Suspend Options

Word Write Suspend to Read

Block Erase Suspend to Word Write

Block Erase Suspend to Read

### **SRAM**

- Access Time •••• 85 ns (Max.)
- Power Supply current


Operating current •••• 45 mA (Max.  $t_{RC}$ , $t_{WC}$  = Min.)

• • • • 8 mA (Max.  $t_{RC}$ ,  $t_{WC}$  = 1 $\mu$ s, CMOS Input)

Standby current  $\bullet \bullet \bullet \bullet \quad 10 \ \mu A \qquad (Max.)$ 

Data retention current  $\bullet \bullet \bullet \bullet \bullet 10 \,\mu\text{A}$  (Max. S-V<sub>CC</sub> = 3.0V)





Note) From T1 to T5 pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.



Pin	Description	Type		
A <sub>0</sub> to A <sub>16</sub>	Address Inputs (Common)	Input		
F-A <sub>17</sub> to F-A <sub>19</sub>	Address Inputs (Flash)	Input		
F-CE	Chip Enable Inputs (Flash)	Input		
$\overline{S}$ - $\overline{CE}_1$ , $S$ - $\overline{CE}_2$	Chip Enable Inputs (SRAM)	Input		
F-WE	Write Enable Input (Flash)	Input		
S-WE	Write Enable Input (SRAM)	Input		
F-OE	Output Enable Input (Flash)	Input		
S-OE	Output Enable Input (SRAM)	Input		
S- <del>LB</del>	SRAM Byte Enable Input (DQ <sub>0</sub> to DQ <sub>7</sub> )	Input		
S- <del>UB</del>	SRAM Byte Enable Input (DQ <sub>8</sub> to DQ <sub>15</sub> )	Input		
F-RP	$F-\overline{RP} \begin{tabular}{ll} Reset Power Down Input (Flash) \\ Block erase and Write: V_{IH} \\ Read: V_{IH} \\ Reset Power Down: V_{IL} \\ \end{tabular}$			
F-WP	Write Protect Input (Flash) Two Boot Blocks Locked : V <sub>IL</sub>	Input		
F-RY/ <del>BY</del>	Ready/Busy Output (Flash) During an Erase or Write operation : V <sub>OL</sub> Block Erase and Write Suspend : High-Z (High impedance)	Open Drain Output		
DQ <sub>0</sub> to DQ <sub>15</sub>	Data Inputs and Outputs (Common)	Input / Output		
F-V <sub>CC</sub>	Power Supply (Flash)	Power		
S-V <sub>CC</sub>	Power Supply (SRAM)	Power		
F-V <sub>CCW</sub> Write, Erase Power Supply (Flash)  Block Erase and Write: F-V <sub>CCW</sub> = V <sub>CCWH1/2</sub> All Blocks Locked: F-V <sub>CCW</sub> < V <sub>CCWLK</sub>		Power		
GND	GND (Common)	Power		
NC	Non Connection (Should be all open)	-		
T <sub>1</sub> to T <sub>5</sub>	Test pins (Should be all open)	_		

LRS1370 5

	Table <sup>(1)</sup>	ı

5. Hudi lable														
Flash	SRAM	Notes	F-CE	F-RP	F-OE	F-WE	$S-\overline{CE}_1$	S-CE <sub>2</sub>	S-OE	S-WE	S- <del>LB</del>	S-UB	$DQ_0$ to $DQ_{15}$	
Read		3,5			L								D <sub>OUT</sub>	
Output Disable	Standby	5	L	Н	Н	Н	(0	5)	X	X	(6	5)	High-Z	
Write		2,3,4,5				L							$D_{IN}$	
	Read	5							L	Н		(7	7)	
Standby	Output	5	Н	Н	X	X	L	Н	Н	Н	X	X	High-Z	
Standby	Disable	3	11	11	Λ	Λ	L	11	X	X	Н	Н	Iligii-Z	
	Write	5								X	L		(7	7)
	Read	5							L	Н		(7	7)	
Reset Power	Output	5	X	L	X	X	L	Н	Н	Н	X	X	High-Z	
Down	Disable	)	Λ	L	Λ	Λ	L	11	X	X	Н	Н	High-Z	
	Write	5							X	L		(7	7)	
Standby		5	Н	Н										
Reset Power Down	Standby	5	X	L	X	X	(6	(6)		X	X	(6)		High-Z

### Notes:

- L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = H or L. Refer to DC Characteristics. High-Z = High impedance.
   Command Writes involving block erase, full chip erase, word write, or lock-bit configuration are reliably executed when F-V<sub>CCW</sub> = V<sub>CCWH1/2</sub> and F-V<sub>CC</sub> = 2.7V to 3.6V.
   Block erase, full chip erase, word write, or lock-bit configuration with F-V<sub>CCW</sub> < V<sub>CCWH1/2</sub> (Min.) produce spurious results and should not be attempted.
- 3. Never hold F-OE low and F-WE low at the same timing.
- 4. Refer Section 5. Command Definitions for Flash Memory valid  $D_{IN}$  during a write operation. 5. F-WP set to  $V_{IL\ or}\ V_{IH}$ .


6. SRAM Standby Mode

S-CE <sub>1</sub>	S-CE <sub>2</sub>	S- <del>LB</del>	S-UB
Н	X	X	X
X	L	X	X
X	X	Н	Н

7. S-UB, S-LB Control Mode

S- <del>LB</del>	S-UB	DQ <sub>0</sub> to DQ <sub>7</sub>	DQ <sub>8</sub> to DQ <sub>15</sub>
L	L	D <sub>OUT</sub> /D <sub>IN</sub>	D <sub>OUT</sub> /D <sub>IN</sub>
L	Н	D <sub>OUT</sub> /D <sub>IN</sub>	High-Z
Н	L	High-Z	D <sub>OUT</sub> /D <sub>IN</sub>

# 4. Block Diagram



# 5. Command Definitions for Flash Memory<sup>(1)</sup>

### 5.1 Command Definitions

C 1	Bus Cycles	Mada	F	irst Bus Cycl	le	Second Bus Cycle			
Command	Required	Note	Oper <sup>(2)</sup>	Address <sup>(3)</sup>	Data	Oper <sup>(2)</sup>	Address <sup>(3)</sup>	Data <sup>(3)</sup>	
Read Array / Reset	1		Write	XA	FFH				
Read Identifier Codes	≥ 2	4	Write	XA	90H	Read	IA	ID	
Read Status Register	2		Write	XA	70H	Read	XA	SRD	
Clear Status Register	1		Write	XA	50H				
Block Erase	2	5	Write	XA	20H	Write	BA	D0H	
Full Chip Erase	2	5	Write	XA	30H	Write	XA	D0H	
Word Write	2	5	Write	XA	40H or 10H	Write	WA	WD	
Block Erase and Word Write Suspend	1	5,9	Write	XA	ВОН				
Block Erase and Word Write Resume	1	5,9	Write	XA	D0H				
Set Block Lock Bit	2	7	Write	XA	60H	Write	BA	01H	
Clear Block Lock Bits	2	6,7	Write	XA	60H	Write	XA	D0H	
Set Permanent Lock Bit	2	8	Write	XA	60H	Write	XA	F1H	

- 1. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- 2. Bus operations are defined in 3. Truth Table.
- 3. XA = Any valid address within the device.
  - IA = Identifier code address.
  - BA = Address within the block being erased.
  - WA = Address of memory location to be written.
  - SRD = Data read from status register (See 6. Status Register Definition).
  - WD = Data to be written at location WA. Data is latched on the rising edge of  $F-\overline{WE}$  or  $F-\overline{CE}$  (whichever goes high first).
  - ID = Data read from identifier codes (See 5.2 Identifier Codes).
- 4. See Identifier Codes at next page.
- 5. See Write Protection Alternatives in section 5.3.
- 6. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 7. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.
- 8. Once the permanent lock-bit is set, it cannot be cleared.
- 9. If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than 15ms and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.



# 5.2 Identifier Codes<sup>(3)</sup>

Codes	Address [A <sub>19</sub> - A <sub>0</sub> ]	Data [DQ <sub>15</sub> - DQ <sub>0</sub> ]		
Manufacture Code	00000Н	00B0H		
Device Code	00001H	00E9H		
Block Lock Configuration <sup>(2)</sup>	BA <sup>(1)</sup> + 2	$DQ_0 = 0$ : Unlocked $DQ_0 = 1$ : Locked		
Permanent Lock Configuration <sup>(2)</sup>	00003Н	$DQ_0 = 0$ : Unlocked $DQ_0 = 1$ : Locked		

# Notes:

- $1. \ \ BA \ selects \ the \ specific \ block \ lock \ configuration \ code \ to \ be \ read.$
- 2.  $DQ_{15}$   $DQ_1$  are reserved for future use.
- 3. Read Identifier Codes command is defined in 5.1 Command Definitions.

# 5.3 Write Protection Alternatives

Operation	F-V <sub>CCW</sub>	F-RP	F-WP	Permanent Lock-Bit	Block Lock-Bit	Effect
	≤V <sub>CCWLK</sub>	X	X	X	X	All Blocks Locked.
		$V_{IL}$	X	X	X	All Blocks Locked.
Block Erase or			V <sub>IL</sub>		0	2 Boot Blocks Locked.
Word Write	>V <sub>CCWLK</sub> <sup>(1)</sup>	$V_{IH}$	V <sub>IH</sub>	X	U	Block Erase and Word Write Enabled.
		* IH	$V_{IL}$	Λ	1	Block Erase and Word Write Disabled.
			V <sub>IH</sub>		1	Block Erase and Word Write Disabled.
	≤V <sub>CCWLK</sub>	X	X	X	X	All Blocks Locked.
	>V <sub>CCWLK</sub> <sup>(1)</sup>	$V_{IL}$	X	X	X	All Blocks Locked.
Full Chip Erase		V <sub>IH</sub>	V <sub>IL</sub>	X	X	All Unlocked Blocks are Erased. 2 Boot Blocks and Locked Blocks are Not Erased.
			V <sub>IH</sub>	Λ		All Unlocked Blocks are Erased. Locked Blocks are Not Erased.
	≤V <sub>CCWLK</sub>	X	X	X	X	Set Block Lock-Bit Disabled.
Set Block	>V <sub>CCWLK</sub> <sup>(1)</sup>	V <sub>IL</sub>	X	X	X	Set Block Lock-Bit Disabled.
Lock-Bit		$V_{\mathrm{IH}}$	X	0	X	Set Block Lock-Bit Enabled.
		' IH	X	1	X	Set Block Lock-Bit Disabled.
	$\leq$ V <sub>CCWLK</sub>	X	X	X	X	Clear Block Lock-Bits Disabled.
Clear Block		$V_{\rm IL}$	X	X	X	Clear Block Lock-Bits Disabled.
Lock-Bits	>V <sub>CCWLK</sub> <sup>(1)</sup>	V <sub>IH</sub>	X	0	X	Clear Block Lock-Bits Enabled.
		V IH	X	1	X	Clear Block Lock-Bits Disabled.
	≤V <sub>CCWLK</sub>	X	X	X	X	Set Permanent Lock-Bit Disabled.
Set Permanent Lock-Bit	<b>V</b> (1)	V <sub>IL</sub>	X	X	X	Set Permanent Lock-Bit Disabled.
	>V <sub>CCWLK</sub> <sup>(1)</sup>	$V_{IH}$	X	X	X	Set Permanent Lock- Bit Enabled.

# Note:

1.  $F-V_{CCW}$  is guaranteed only with the nominal voltages.



WSMS	BESS	ECBLBS	WWSLBS	VCCWS	WWSS	DPS	R
7	6	5	4	3	2	1	0
1= Ready 0= Busy SR.6= BLOG	E STATE MAC	PEND STATUS			rite or Lock-Bit	termine Block E configuration co	
0= Block SR.5= ERAS STAT 1= Error Lock- 0= Succe Block	Erase in Progress EE AND CLEAR US (ECBLBS) in Block Erase,	ss/Completed BLOCK LOCI Full Chip Erase se, Full Chip	or Clear Block	Erase or Loc command sequence r SR.3 does not level. The WSM	ek-Bit configurence was entered provide a conf	tinuous indicatio	an imprope on of F-V $_{\rm CCW}$ ates and
1= Error Lock- 0= Succe Lock-	ssful Word Write	e or Set Block/P		Erase, Word V sequences. SR.3	Write, or Lock is not guarante	ly after Block E -Bit Configurated to reports -V <sub>CCW</sub> ≠ V <sub>CCW</sub>	tion command
$1 = F-V_{CC}$ $0 = F-V_{CC}$ $SR.2 = WORD$ $1 = Word$	CW Low Detect,	Operation Abor END STATUS (		and block lock the permanent Block Erase, Configuration depending on the set, permanent	-bit and F-WP lock-bit, block Full Chip Eras command sequence attempted op lock-bit is set ar	nuous indication values. The WS lock-bit and F-se, Word Write ences. It informeration, if the blad/or F-WP is V	M interrogates WP only after , or Lock-Bi as the system lock lock-bit is IL. Reading the
1= Block	CE PROTECT S Lock-Bit, Pern Detected, Operat ked	nanent Lock-Bi	it and/or F-WI	writing the Rea indicates perma	d Identifier Cod ment and block l	ock-bit status.	
SR.0= RESE	RVED FOR FU	ΓURE ENHAN	CEMENTS (R)			and should be ma	asked out whe



# 7. Memory Map for Flash Memory

~ A0]	
FFFFF F8000	32K-word Main Block 30
F7FFF F0000	32K-word Main Block 29
EFFFF E8000	32K-word Main Block 28
7FFF E0000	32K-word Main Block 27
FFFF 8000	32K-word Main Block 26
FFF 0000	32K-word Main Block 25
FFF	32K-word Main Block 24
5000 FFF 0000	32K-word Main Block 23
FFF 000	32K-word Main Block 22
FFF 000	32K-word Main Block 21
FFF 000	32K-word Main Block 20
ŠĚĚ 000	32K-word Main Block 19
FF 00	32K-word Main Block 18
FFF 0000	32K-word Main Block 17
FFF 000	32K-word Main Block 16
FFF	32K-word Main Block 15
FFF	32K-word Main Block 14
000 FFF	32K-word Main Block 13
FFF -	32K-word Main Block 12
FF -	32K-word Main Block 11
FFF -	32K-word Main Block 10
FFF	32K-word Main Block 9
FFF -	32K-word Main Block 8
000 FFF	32K-word Main Block 7
000 FF	32K-word Main Block 6
000 FF	32K-word Main Block 5
FF -	32K-word Main Block 4
000 FFF	32K-word Main Block 3
900 FFF	32K-word Main Block 2
FFF	32K-word Main Block 1
000 FFF	32K-word Main Block 0
000 FFF	4K-word Parameter Block 5
7000 FFF	4K-word Parameter Block 4
000 FFF	4K-word Parameter Block 3
FFF –	4K-word Parameter Block 2
000 FFF	4K-word Parameter Block 2  4K-word Parameter Block 1
FFF	4K-word Parameter Block 1  4K-word Parameter Block 0
000 FFF	
000 FFF	4K-word Boot Block 1
0000	4K-word Boot Block 0

**Bottom Boot** 

LRS1370 10

# 8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
$V_{CC}$	Supply voltage	1,2	-0.2 to +4.6	V
V <sub>IN</sub>	Input voltage	1,2,3,5	-0.2 to +3.9	V
$T_{A}$	Operating temperature		-25 to +85	°C
$T_{STG}$	Storage temperature		-65 to +125	°C
F-V <sub>CCW</sub>	F-V <sub>CCW</sub> voltage	1,3,4	-0.3 to +13.0	V

### Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.

- Except F-V<sub>CCW</sub>.
   -1.0V undershoot and V<sub>CC</sub> +1.0V overshoot are allowed when the pulse width is less than 20 nsec.
   Applying 12V ± 0.3V to F-V<sub>CCW</sub> during erase/write can only be done for a maximum of 1000 cycles on each block. F-V<sub>CCW</sub> may be connected to 12V ± 0.3V for total of 80 hours maximum. +13.0V overshoot is allowed when the pulse width is less than 20nsec.
- 5.  $V_{IN}$  should not be over  $V_{CC} + 0.3V$ .

# 9. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$ 

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	2	2.7	3.0	3.6	V
V <sub>IH</sub>	Input Voltage	1	2.0		V <sub>CC</sub> +0.2	V
V <sub>IL</sub>	Input Voltage		-0.2		0.4	V

- 1.  $V_{CC}$  is the lower of F-V<sub>CC</sub> or S-V<sub>CC</sub>.
- 2.  $V_{CC}$  includes both F-V $_{CC}$  and S-V $_{CC}$ .

# 10. Pin Capacitance<sup>(1)</sup>

 $(T_A = 25^{\circ}C, f = 1MHz)$ 

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Condition
C <sub>IN</sub>	Input capacitance				10	pF	$V_{IN} = 0V$
C <sub>I/O</sub>	I/O capacitance				20	pF	$V_{I/O} = 0V$

### Note:

1. Sampled but not 100% tested.



# 11. DC Electrical Characteristics<sup>(6)</sup>

# DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.6V)$ 

Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Unit	Conditions
I <sub>LI</sub>	Input Leakage Current				±1.5	μΑ	$V_{IN} = V_{CC}$ or GND
I <sub>LO</sub>	Output Leakage Current				±1.5	μΑ	$V_{OUT} = V_{CC}$ or GND
	F-V <sub>CC</sub> Standby Current	4		2	15	μΑ	CMOS Input F- $\overline{\text{CE}}$ = F- $\overline{\text{RP}}$ = F- $V_{\text{CC}} \pm 0.2V$
I <sub>CCS</sub>	1-V <sub>CC</sub> Standby Current	4		0.2	2	mA	$\begin{array}{l} TTL \ Input \\ F-\overline{CE} = F-\overline{RP} = V_{IH} \end{array}$
I <sub>CCAS</sub>	F-V <sub>CC</sub> Auto Power-Save Current	3,4		2	15	μΑ	$ CMOS Input  F-\overline{CE} = GND \pm 0.2V $
$I_{CCD}$	F-V <sub>CC</sub> Reset Power-Down Current	4		2	15	μΑ	$F-\overline{RP} = GND \pm 0.2V$ $I_{OUT}(F-RY/\overline{BY}) = 0mA$
ī	E.V. Pand Current	4		15	25	mA	$\frac{\text{CMOS Input}}{\text{F-CE} = \text{GND, f} = 5\text{MHz, I}_{\text{OUT}} = 0\text{mA}}$
I <sub>CCR</sub>	F-V <sub>CC</sub> Read Current	4			30	mA	$\begin{array}{l} \label{eq:TTL Input} \hline \text{F-}\overline{\text{CE}} = \text{V}_{\text{IL}},  \text{f} = 5 \text{MHz},  \text{I}_{\text{OUT}} = 0 \text{mA} \end{array}$
Ι	F-V <sub>CC</sub> Word Write or Set Lock-Bit	8		5	17	mA	$F-V_{CCW} = V_{CCWH1}$
$I_{CCW}$	Current	8		5	12	mA	$F-V_{CCW} = V_{CCWH2}$
Ĭ	F-V <sub>CC</sub> Block Erase, Full Chip Erase or	8		4	17	mA	$F-V_{CCW} = V_{CCWH1}$
$I_{CCE}$	Clear Block Lock-Bits Current	٥		4	12	mA	$F-V_{CCW} = V_{CCWH2}$
I <sub>CCWS</sub>	F-V <sub>CC</sub> Word Write or Block Erase Suspend Current			1	6	mA	$F-\overline{CE} = V_{IH}$
I <sub>CCWS</sub>	F-V <sub>CCW</sub> Standby or Read Current	4		±2	±15	μΑ	$F-V_{CCW} \le F-V_{CC}$
$I_{CCWR}$	1'- V <sub>CCW</sub> Standby of Read Cuffent	4		10	200	μΑ	$F-V_{CCW} > F-V_{CC}$
I <sub>CCWAS</sub>	F-V <sub>CCW</sub> Auto Power-Save Current	3,4		0.1	5	μA	$\frac{\text{CMOS Input}}{\text{F-CE} = \text{GND} \pm 0.2\text{V}}$
$I_{CCWD}$	F-V <sub>CCW</sub> Reset Power-Down Current	4		0.1	5	μΑ	$F-\overline{RP} = GND \pm 0.2V$
$I_{CCWW}$	F-V <sub>CCW</sub> Word Write or Set Lock-Bit	8		12	40	mA	$F-V_{CCW} = V_{CCWH1}$
-ccww	Current	0			30	mA	$F-V_{CCW} = V_{CCWH2}$
Lagran	F-V <sub>CCW</sub> Block Erase, Full Chip Erase	8		8	25	mA	$F-V_{CCW} = V_{CCWH1}$
I <sub>CCWE</sub>	or Clear Block Lock-Bits Current	U			20	mA	$F-V_{CCW} = V_{CCWH2}$
	F-V <sub>CCW</sub> Word Write or Block Erase Suspend Current			10	200	μΑ	$F-V_{CCW} = V_{CCWH1/2}$
I <sub>SB</sub>	S-V <sub>CC</sub> Standby Current			0.5	10	μΑ	$S-\overline{CE}_1$ , $S-CE_2 \ge S-V_{CC} - 0.2V$ or $S-CE_2 \le 0.2V$
I <sub>SB1</sub>	S-V <sub>CC</sub> Standby Current				3	mA	$S-\overline{CE}_1 = V_{IH} \text{ or } S-CE_2 = V_{IL}$
I <sub>CC1</sub>	S-V <sub>CC</sub> Operation Current				45	mA	$ \begin{aligned} & S \text{-} \overline{CE}_1 = V_{IL}, \\ & S \text{-} CE_2 = V_{IH} \\ & V_{IN} = V_{IL} \text{ or } V_{IH} \end{aligned} \qquad \begin{aligned} & t_{CYCLE} = \text{Min.} \\ & I_{I/O} = 0 \text{mA} \end{aligned} $
$I_{CC2}$	S-V <sub>CC</sub> Operation Current				8	mA	$ \begin{aligned} & S - \overline{CE}_1 = 0.2V, \\ & S - CE_2 = SV_{CC} - 0.2V, \\ & V_{IN} = S - V_{CC} - 0.2V \\ & or \ 0.2V \end{aligned}  \begin{aligned} & t_{CYCLE} = l \mu A \\ & I_{I/O} = 0 mA \end{aligned} $

12 LRS1370

### DC Electrical Characteristics (Continue)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.6V)$ 

Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Unit	Conditions
$V_{\rm IL}$	Input Low Voltage	8	-0.2		0.4	V	
V <sub>IH</sub>	Input High Voltage	8	2		V <sub>CC</sub> +0.2	V	
V <sub>OL</sub>	Output Low Voltage	2,8			0.4	V	$I_{OL} = 0.5 \text{mA}$
V <sub>OH</sub>	Output High Voltage	2,8	2			V	$I_{OH} = -0.5 \text{mA}$
V <sub>CCWLK</sub>	F-V <sub>CCW</sub> Lockout during Normal Operations	5,8			1.5	V	
V <sub>CCWH1</sub>	F-V <sub>CCW</sub> during Block Erase, Full Chip Erase, Word Write, or Lock-Bit configuration Operations		2.7		3.6	V	
V <sub>CCWH2</sub>	F-V <sub>CCW</sub> during Block Erase, Full Chip Erase, Word Write, or Lock-Bit configuration Operations	7	11.7		12.3	V	
$V_{LKO}$	F-V <sub>CC</sub> Lockout Voltage		2			V	

- 1. All currents are in RMS unless otherwise noted. Reference values at  $V_{CC} = 3.0 \text{V}$  and  $T_A = +25 ^{\circ}\text{C}$ .
- 2. Includes F-RY/BY.
- 3. The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more than 300ns while read mode.
- CMOS inputs are either V<sub>CC</sub> ± 0.2V or GND ± 0.2V. TTL inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
   Block erases, full chip erase, word writes and lock-bits configurations are inhibited when F-V<sub>CCW</sub> ≤ V<sub>CCWLK</sub> and not guaranteed in the range between V<sub>CCWLK</sub> (Max.) and V<sub>CCWH</sub> (Min.), and above V<sub>CCWH</sub> (Max.).
   V<sub>CC</sub> includes both F-V<sub>CC</sub> and S-V<sub>CC</sub>.
- 7. Applying  $V_{CCWH2}$  to F- $V_{CCW}$  during erase/write can only be done for a maximum of 1000 cycles on each block. F- $V_{CCW}$ may be connected to  $V_{\mbox{\scriptsize CCWH2}}$  for a total of 80 hours maximum.
- 8. Sampled, not 100% tested.



# 12. AC Electrical Characteristics for Flash Memory

# 12.1 AC Test Conditions

Input pulse level	0V to 2.7V
Input rise and fall time	10ns
Input and Output timing Ref. level	1.35V
Output load	1TTL + C <sub>L</sub> (50pF)

# 12.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		90		ns
t <sub>AVQV</sub>	Address to Output Delay			90	ns
t <sub>ELQV</sub>	F-CE to Output Delay	1		90	ns
t <sub>PHQV</sub>	F-RP High to Output Delay			600	ns
t <sub>GLQV</sub>	F-OE to Output Delay	1		40	ns
t <sub>ELQX</sub>	F-CE to Output in Low-Z		0		ns
$t_{EHQZ}$	F-CE High to Output in High-Z			40	ns
$t_{GLQX}$	F-OE to Output in Low-Z		0		ns
t <sub>GHQZ</sub>	F-OE High to Output in High-Z		·	15	ns
t <sub>OH</sub>	Output Hold form Address, F-CE or F-OE Change, Whichever Occurs First		0		ns

### Note

1. F- $\overline{OE}$  may be delayed up to  $t_{ELQV}$  -  $t_{GLQV}$  after the falling edge of F- $\overline{CE}$  without impact on  $t_{ELQV}$ .



# 12.3 Write Cycle (F-WE Controlled)<sup>(1,5)</sup>

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		90		ns
t <sub>PHWL</sub>	F-RP High Recovery to F-WE Going Low	2	1		μs
t <sub>ELWL</sub>	F-CE Setup to F-WE Going Low		10		ns
t <sub>WLWH</sub>	F-WE Pulse Width		50		ns
t <sub>SHWH</sub>	F-WP V <sub>IH</sub> Setup to F-WE Going High	2	100		ns
t <sub>VPWH</sub>	F-V <sub>CCW</sub> Setup to F-WE Going High	2	100		ns
t <sub>AVWH</sub>	Address Setup to F-WE Going High	3	50		ns
$t_{\rm DVWH}$	Data Setup to F-WE Going High	3	50		ns
t <sub>WHDX</sub>	Data Hold from F-WE High		0		ns
t <sub>WHAX</sub>	Address Hold from F-WE High		0		ns
t <sub>WHEH</sub>	F-CE Hold from F-WE High		10		ns
t <sub>WHWL</sub>	F-WE Pulse Width High		30		ns
t <sub>WHRL</sub>	F-WE going High to F-RY/BY Going Low			100	ns
t <sub>WHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	F-V <sub>CCW</sub> Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns
t <sub>QVSL</sub>	F-WP V <sub>IH</sub> Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns

- 1. Read timing characteristics during block erase, full chip erase, word write and lock-bit configurations are the same as during read-only operations. Refer to AC Characteristics for read cycle.
- 2. Sampled, not 100% tested.
- 3. Refer to Section 5. Command Definitions for Flash Memory for valid  $A_{IN}$  and  $D_{IN}$  for block erase, full chip erase, word write or lock-bit configuration.
- 4. F-V<sub>CC</sub> should be held at  $V_{CCWH1/2}$  until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5 = 0).
- 5. It is written when F-\overline{CE} and F-\overline{WE} are active. The address and data needed to execute a command are latched on the rising edge of F-\overline{WE} or F-\overline{CE} (Whichever goes high first).



# 12.4 Write Cycle (F- $\overline{\text{CE}}$ Controlled) $^{(1,5)}$

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		90		ns
t <sub>PHEL</sub>	F-RP High Recovery to F-CE Going Low	2	1		μs
t <sub>WLEL</sub>	F-WE Setup to F-CE Going Low		0		ns
t <sub>ELEH</sub>	F-CE Pulse Width		65		ns
t <sub>SHEH</sub>	F-WP V <sub>IH</sub> Setup to F-CE Going High	2	100		ns
t <sub>VPEH</sub>	F-V <sub>CCW</sub> Setup to F-CE Going High	2	100		ns
t <sub>AVEH</sub>	Address Setup to F-CE Going High	3	50		ns
t <sub>DVEH</sub>	Data Setup to F-CE Going High	3	50		ns
t <sub>EHDX</sub>	Data Hold from F-CE High		0		ns
t <sub>EHAX</sub>	Address Hold from F-CE High		0		ns
t <sub>EHWH</sub>	F-WE Hold from F-CE High		0		ns
t <sub>EHEL</sub>	F-CE Pulse Width High		25		ns
t <sub>EHRL</sub>	F-CE going High to F-RY/BY Going Low or SR.7 Going "0"			100	ns
t <sub>EHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	F-V <sub>CC</sub> Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns
t <sub>QVSL</sub>	F-WP V <sub>IH</sub> Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns

- 1. In systems where F-\overline{CE} defines the write pulse width (within a longer F-\overline{WE} timing waveform), all setup, hold and inactive F-\overline{WE} times should be measured relative to the F-\overline{CE} waveform.
- 2. Sampled, not 100% tested.
- 3. Refer to Section 5. Command Definitions for Flash Memory for valid  $A_{IN}$  and  $D_{IN}$  for block erase, full chip erase, word write or lock-bit configuration.
- 4. F-V<sub>CCW</sub> should be held at V<sub>CCWH1/2</sub> until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5=0).
- 5. It is written when F-\overline{CE} and F-\overline{WE} are active. The address and data needed to execute a command are latched on the rising edge of F-\overline{WE} or F-\overline{CE} (Whichever goes high first).





 $12.5\ Block\ Erase, Full\ Chip\ Erase,\ Word\ Write\ and\ Block\ Lock-Bits\ Configuration\ Performance^{(3)}$ 


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$ 

C11	D.		Nista	$F-V_{CCW} = 2$	2.7V to 3.6V	$F-V_{CCW} = 11$	.7V to 12.3V	TT!4
Symbol	Pa	nrameter	Notes	Typ.(1)	Max.	Typ.(1)	Max.	Unit
t <sub>WHQV1</sub>	Word Write Time	32K-Word Block	2	33	200	20		μs
t <sub>EHQV1</sub>	word write Time	4K-Word Block	2	36	200	27		μs
	Block Write Time	32K-Word Block	2	1.1	4	0.66		S
	Block write Time	4K-Word Block	2	0.15	0.5	0.12		S
t <sub>WHQV2</sub>	Block Erase Time	32K-Word Block	2	1.2	6	0.9		S
$t_{\text{EHQV2}}$	Block Erase Time	4K-Word Block	2	0.6	5	0.5		S
	Full Chip Erase Time		2	42	210	32		s
$t_{WHQV3} \\ t_{EHQV3}$	Set Lock-Bit Time		2	56	200	42		μs
$t_{WHQV4} \\ t_{EHQV4}$	Clear Block Lock-Bit	s Time	2	1	5	0.69		s
$t_{WHRZ1} \\ t_{EHRZ1}$	Word Write Suspend Latency Time to Read		4	6	15	6	15	μs
t <sub>WHRZ2</sub> t <sub>EHRZ2</sub>	Erase Suspend Latence	ey Time to Read	4	16	30	16	30	μs

- 1. Reference values at  $T_A = +25$ °C and  $F-V_{CC} = 3.0V$ ,  $F-V_{CCW} = 3.0V$  or 12.0V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
- 2. Excludes system-level overhead.
- 3. Sampled, not 100% tested.
- 4. A Latency time is required from issuing suspend command (F-WE or F-CE going high ) until F-RY/BY going High-Z or SR.7 going "1".







# 12.7 Reset Operations<sup>(1,2)</sup>


$(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, \text{F-V}_{CC} = 2.7\text{V to } 3.6\text{V})$	$(T_{\Delta})$	= -25°C to	5 +85°C,	F-V <sub>CC</sub> :	= 2	.7V	to	3.0	6 <b>\</b>	1
--	----------------	------------	----------	---------------------	-----	-----	----	-----	------------	---

Symbol	Parameter	Notes	Min.	Max.	Unit
	$F-\overline{RP}$ Pulse Low Time (If $F-\overline{RP}$ is tied to $V_{CC}$ , this specification is not applicable.)		100		ns
t <sub>PLRZ</sub>	F-RP Low to Reset during Block Erase, Full Chip Erase, Word Write or lock-bit configuration			30	μs
t <sub>VPH</sub>	$F-V_{CC} = 2.7V$ to $F-\overline{RP}$ High	3	100		ns

### Notes:

- 1. If F-\overline{RP} is asserted while a block erase, full chip erase, word write or lock-bit configuration operation is not executing, the reset will complete within 100ns.
- 2. A reset time,  $t_{PHQV}$  is required from the later of F-RY/ $\overline{BY}(SR.7)$  going High-Z ("1") or F- $\overline{RP}$  going high until outputs are valid. Refer to AC Characteristics-Read Cycle for  $t_{PHQV}$ .
- 3. When the device power-up, holding F-\overline{RP} low minimum 100ns is required after F-V<sub>CC</sub> has been in predefined range and also has been in stable there.

# AC Waveform for Reset Operation



# 13. AC Electrical Characteristics for SRAM

# 13.1 AC Test Conditions

Input pulse level	0.4V to 2.2V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.5V
Output load	$1TTL + C_L (30pF)^{(1)}$

# Note:

1. Including scope and socket capacitance.

# 13.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, S-V_{CC} = 2.7V \text{ to } 3.6V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>RC</sub>	Read Cycle Time		85		ns
$t_{AA}$	Address access time			85	ns
t <sub>ACE1</sub>	Chip enable access time (S- $\overline{\text{CE}}_1$ )			85	ns
t <sub>ACE2</sub>	Chip enable access time (S-CE <sub>2</sub> )			85	ns
t <sub>BE</sub>	Byte enable access time			85	ns
t <sub>OE</sub>	Output enable to output valid			45	ns
t <sub>OH</sub>	Output hold from address change		15		ns
$t_{LZ1}$	S-CE <sub>1</sub> Low to output active	1	10		ns
$t_{LZ2}$	S-CE <sub>2</sub> High to output active	1	10		ns
t <sub>OLZ</sub>	S-OE Low to output active	1	5		ns
$t_{ m BLZ}$	S-UB or S-LB Low to output active	1	10		ns
t <sub>HZ1</sub>	S-CE <sub>1</sub> High to output in High-Z	1	0	25	ns
t <sub>HZ2</sub>	S-CE <sub>2</sub> Low to output in High-Z	1	0	25	ns
t <sub>OHZ</sub>	S-OE High to output in High-Z	1	0	25	ns
t <sub>BHZ</sub>	S-UB or S-LB High to output in High-Z	1	0	25	ns

### Note

1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.



# 13.3 Write Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7 \text{V to } 3.6 \text{V})$ 


Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>WC</sub>	Write cycle time		85		ns
$t_{CW}$	Chip enable to end of write		70		ns
t <sub>AW</sub>	Address valid to end of write		70		ns
$t_{\mathrm{BW}}$	Byte select time		70		ns
t <sub>AS</sub>	Address setup time		0		ns
$t_{WP}$	Write pulse width		60		ns
t <sub>WR</sub>	Write recovery time		0		ns
$t_{\rm DW}$	Input data setup time		35		ns
t <sub>DH</sub>	Input data hold time		0		ns
t <sub>OW</sub>	S-WE High to output active	1	5		ns
t <sub>WZ</sub>	S-WE Low to output in High-Z	1	0	25	ns

### Note


1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.

# 13.4 SRAM AC Characteristics Timing Chart

# Read cycle timing chart



# Write cycle timing chart (S-WE Controlled)




- 1. A write occurs during the overlap of a low S- $\overline{CE}_1$ , a high S-CE2 and a low S- $\overline{WE}$ .

  A write begins at the latest transition among S- $\overline{CE}_1$  going low, S-CE2 going high and S- $\overline{WE}$  going low.

  A write ends at the earliest transition among S- $\overline{CE}_1$  going high, S-CE2 going low and S- $\overline{WE}$  going high. twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S- $\overline{\text{CE}}_1$  going low or S-CE2 going high to the end of write.
- 3. the is measured from the time of going low  $S-\overline{UB}$  or low  $S-\overline{LB}$  to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at  $S-\overline{CE}_1$  going high,  $S-CE_2$  going low or  $S-\overline{WE}$  going high.
- 6. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 7. If S-\overline{\overline{CE}\_1} goes low or S-CE2 goes high simultaneously with S-\overline{WE} going low or after S-\overline{WE} going low, the outputs remain in high impedance state.
- 8. If S-\overline{CE}\_1 goes high or S-CE\_2 goes low simultaneously with S-\overline{WE} going high or before S-\overline{WE} going high, the outputs remain in high impedance state.

# Write cycle timing chart (S-\overline{CE} Controlled)




- 1. A write occurs during the overlap of a low S-\overlap{\overlap}{\overlap}, a high S-CE2 and a low S-\overlap{\overlap}{\overlap}.

  A write begins at the latest transition among S-\overlap{\overlap}{\overlap}! going low, S-CE2 going high and S-\overlap{\overlap}{\overlap}! going low.

  A write ends at the earliest transition among S-\overlap{\overlap}{\overlap}! going high, S-CE2 going low and S-\overlap{\overlap}! going high.

  twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S-\overline{CE}\_1 going low or S-CE\_2 going high to the end of write.
- 3. the is measured from the time of going low  $S-\overline{UB}$  or low  $S-\overline{LB}$  to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}\_1 going high, S-CE\_2 going low or S-\overline{WE} going high.

# Write cycle timing chart (S- $\overline{UB}$ ,S- $\overline{LB}$ Controlled)



- 1. A write occurs during the overlap of a low S-\overlap{\overlap}{\overlap}, a high S-CE2 and a low S-\overlap{\overlap}{\overlap} and S-\overlap{\overlap}{\overlap} going low, S-CE2 going high and S-\overlap{\overlap}{\overlap} going low. A write ends at the earliest transition among S-\overlap{\overlap}{\overlap} low going high, S-CE2 going low and S-\overlap{\overlap} going high. two is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S-\overline{CE}\_1 going low or S-CE\_2 going high to the end of write.
- 3. the is measured from the time of going low  $S-\overline{UB}$  or low  $S-\overline{LB}$  to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at  $S-\overline{CE}_1$  going high,  $S-CE_2$  going low or  $S-\overline{WE}$  going high.
- 6. S-\overline{UB} and S-\overline{LB} need to make the time of start of a cycle, and an end "high" level for reservation of tas and twr.

# 14. Data Retention Characteristics for SRAM


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$ 

Symbol	Parameter	Note	Min.	Typ.(1)	Max.	Unit	Conditions
V <sub>CCDR</sub>	Data Retention Supply voltage	2	1.5		3.6	V	$S-CE_2 \le 0.2V$ or $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
I <sub>CCDR</sub>	Data Retention Supply current	2		0.5	10	μΑ	$S-V_{CC} = 3.0V$ $S-CE2 \le 0.2V \text{ or}$ $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
t <sub>CDR</sub>	Chip enable setup time		0			ns	
t <sub>R</sub>	Chip enable hold time		t <sub>RC</sub>			ns	

# Notes

- 1. Reference value at  $T_A = 25$ °C,  $S-V_{CC} = 3.0V$ .
- 2.  $S-\overline{CE}_1 \ge S-V_{CC}-0.2V$ ,  $S-CE_2 \ge S-V_{CC}-0.2V$  ( $S-\overline{CE}_1$  controlled) or  $S-CE_2 \le 0.2V$  ( $S-CE_2$  controlled).


# Data Retention timing chart (S-\overline{CE}1 Controlled)(1)



### Note:

1. To control the data retention mode at  $S-\overline{CE}_1$ , fix the input level of  $S-CE_2$  between  $V_{CCDR}$  and  $V_{CCDR}$ -0.2V or 0V or 0.2V and during the data retention mode.

# Data Retention timing chart (S-CE2 Controlled)





### 15. Notes

This product is a stacked CSP package that a 16M (x16) bit Flash Memory and a 2M (x16) bit SRAM are assembled into.

- Supply Power

Maximum difference (between F-V $_{CC}$  and S-V $_{CC}$ ) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and SRAM

 $S-\overline{CE}_1$  should not be "low" and  $S-CE_2$  should not be "high" when  $F-\overline{CE}$  is "low" simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DO bus.

Both  $F-V_{CC}$  and  $S-V_{CC}$  are needed to be applied by the recommended supply voltage at the same time expect SRAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep F- $\overline{RP}$  "low". After F-V<sub>CC</sub> reaches over 2.7V, keep F- $\overline{RP}$  "low" for more than 100nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals ( $F-\overline{CE}$ ,  $S-\overline{CE}_1$ ,  $S-\overline{CE}_2$ ).



### 16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate.

- The below describes data protection method.
  - 1. Protecting data in specific block
    - By setting a F-\overline{WP} to low, only the boot block can be protected against overwriting. Parameter and main blocks cannot be locked. System program, etc., can be locked by storing them in the boot block. For further information on setting/resetting of lock bit, and controlling of F-\overline{WP} and F-\overline{RP} refer to the specification. (See Chapter 5. Command Definitions for Flash Memory)
  - 2. Data Protection through F-V<sub>CCW</sub>
    - When the level of F-V<sub>CCW</sub> is lower than V<sub>CCWLK</sub> (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected. For the lockout voltage, refer to specification. (See Chapter 11. DC Electrical Characteristics)
- Data Protection during voltage transition
  - 1. Data protection thorough  $F-\overline{RP}$ 
    - When the F-\overline{RP} is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.
    - For the details of F-RP control, refer to the specification. (See Chapter 12. AC Electrical Characteristics for Flash Memory)

# 17. Design Considerations

# 1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a  $0.1\mu F$  ceramic capacitor connected between its F-V<sub>CC</sub> and GND and between its F-V<sub>CCW</sub> and GND. Low inductance capacitors should be placed as close as possible to package leads.

# 2. F-V<sub>CCW</sub> Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the F-V<sub>CCW</sub> Power Supply trace. Use similar trace widths and layout considerations given to the F-V<sub>CC</sub> power bus.

# 3. The Inhibition of Overwrite Operation

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprogramming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programmed "0".

For example, changing data from "1011110110111101" to "1010110110111100" requires "1110111111111110" programming.

# 4. Power Supply

Block erase, full chip erase, word write and lock-bit configuration with an invalid  $F-V_{CCW}$  (See 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

Device operations at invalid  $F-V_{CC}$  voltage (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

# 18. Related Document Information<sup>(1)</sup>

Document No.	Document Name			
FUM99902	LH28F160BJ, LH28F320BJ Series Appendix			

### Note:

1. International customers should contact their local SHARP or distribution sales offices.



# 19 Package and packing specification

# 1.Storage Conditions.

- 1-1. Storage conditions required before opening the dry packing.
  - · Normal temperature : 5~40℃
  - · Normal humidity: 80% R.H. max.
- 1-2. Storage conditions required after opening the dry packing.

In order to prevent moisture absorption after opening, ensure the following storage conditions apply:

- (1) Storage conditions for one-time soldering. (Convection reflow, IR/Convection reflow)
  - · Temperature: 5~25℃
  - · Humidity: 60% R.H. max.
  - · Period: 36 hours max. after opening.
- (2) Storage conditions for two-time soldering. (Convection reflow, IR/Convection reflow.)
  - a. Storage conditions following opening and prior to performing the 1st reflow.
    - Temperature :  $5\sim25\%$ .
    - · Humidity: 60% R.H. max.
    - · Period: 36 hours max. after opening.
  - b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow.
  - Temperature :  $5\sim25$ °C.
  - · Humidity: 60% R.H. max.
  - · Period: 36 hours max. after completion of the 1st reflow.


### 1-3. Temporary storage after opening.

To re-store the devices before soldering, do so only once and use a dry box or place desiccant (with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing.

The storage period, temperature and humidity must be as follows:

(1) Storage temperature and humidity.

\*1: External atmosphere temperature and humidity of the dry packing.



- (2) Storage period.
  - X1+X2: Refer to Section 1-2(1) and (2)a, depending on the mounting method.
  - · Y : Two weeks max.



# 2. Baking Condition.

- (1) Situations requiring baking before mounting.
  - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
  - · Humidity indicator in the desiccant was already pink when opened.
    - ( Also for re-opening.)
- (2) Recommended baking conditions.
  - Baking temperature and period :

$$120+10/-0^{\circ}$$
 for  $1\sim3$  hours.

- The above baking conditions apply since the trays are heat-resistant.
- (3) Storage after baking.
  - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.
- 3. Surface mount conditions.

The following soldering condition are recommended to ensure device quality.

- 3-1. Soldering.
- (1) Convection reflow or IR/Convection. (one-time soldering or two-time soldering)
  - Temperature and period:


Peak temperature of 240°C max., above 230°C for 15 sec. max.

Above 200°C for 30∼50 sec.

Preheat temperature of  $140 \sim 160^{\circ}$  for  $90 \pm 30$  sec.

Temperature increase rate of  $1\sim 3\%$  /sec.

- · Measuring point: IC package surface.
- Temperature profile :



- 4. Condition for removal of residual flax.
- (1) Ultrasonic washing power: 25 watts / liter max.
- (2) Washing time: Total 1 minute max.
- (3) Solvent temperature: 15~40°C



5. Package outline specification.

Due to the different manufacturing process, there are tow types of package outline. (see \*1) No changes are planned on package structure, substrate, and quality or reliability level remains unchanges. Refer to the attached drawing.

# 6. Markings.


6-1. Marking details. (The information on the package should be given as follows.)

(1) Product name

: LRS1370

(2) Company name : S

(3) Date code



# 6-2. Marking layout.


The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)


Package outline

"I Package outline	P			
Item	Chamfered type	Rectangle type		
Manufacturing Process	Devices are encapsulated separately, the cut into individual units by tool.	Multiple devices are encapsulated together, then cut into individual units by saw.		
Drawing No.	AA2078	AA2149		
Package outline	2000000000			
Package index mark	Ejector pin mark.	Ink mark.		
The word of "BATCH" is printed on the packing label	Not printed	Printed		
















マークレイアウト図 Marking layout 矩形タイプ Rectangle type INDEX MARK YYWW XXX LRS1370



7. Packing Specifications (Dry packing for surface mount packages.)

7-1. Packing materials.

Material name Material specifications		Purpose		
Inner carton	Cardboard (800 devices / inner carton	Packing the devices.		
	max.)	(10 trays / inner carton)		
Tray	Conductive plastic (80 devices / tray)	Securing the devices.		
Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.		
Laminated aluminum	Aluminum polyethylene	Keeping the devices dry.		
bag				
Desiccant	Silica gel	Keeping the devices dry.		
Label	Paper	Indicates part number,		
		quantity, and packed date.		
PP band	Polypropylene (3 pcs. / inner carton )	Securing the devices.		
Outer carton	Cardboard (3200 devices / outer carton	Outer packing.		
	max.)			

( Devices must be placed on the tray in the same direction.)

7-2. Outline dimension of tray.

Refer to the attached drawing.

7-3. Outline dimension of carton.


Refer to the attached drawing.

### 8. Precautions for use.


- (1) Opening must be done on an anti-ESD treated workbench.
  All workers must also have undergone anti-ESD treatment.
- (2) The trays have undergone either conductive or anti-ESD treatment.

  If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
- (3) The devices should be mounted the devices within one year of the date of delivery.












# A-1 RECOMMENDED OPERATING CONDITIONS

# A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



\*1 To prevent the unwanted writes, system designers should consider the F-V<sub>CCW</sub> (F-V<sub>PP</sub>) switch, which connects F-V<sub>CCW</sub> (F-V<sub>PP</sub>) to GND during read operations and V<sub>CCWH1/2</sub> (V<sub>PPH1/2</sub>) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



# A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
$t_{VR}$	F-V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time	1, 2		1	μs/V
$t_{\rm F}$	Input Signal Fall Time	1, 2		1	μs/V

# NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.  $t_R$  (Max.) and  $t_F$  (Max.) for F-RP are 50 $\mu$ s/V.



# A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).



# A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit

# NOTE:

1. International customers should contact their local SHARP or distribution sales office.

# SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



### **NORTH AMERICA**

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437

### **TAIWAN**

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

# **CHINA**

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:** 

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

### **EUROPE**

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

### **SINGAPORE**

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

# HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

# **Shenzhen Representative Office:**

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

Fax: (86) 755-3273735

### **JAPAN**

**SHARP Corporation** Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

### **KOREA**

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819