

# **LMU112**

## 12 x 12-bit Parallel Multiplier

#### **FEATURES**

- ☐ 25 ns Worst-Case Multiply Time
- ☐ Low Power CMOS Technology
- ☐ Replaces Fairchild MPY112K
- ☐ Two's Complement or Unsigned Operands
- ☐ Three-State Outputs
- ☐ Package Styles Available:
  - 48-pin PDIP
  - 52-pin PLCC, J-Lead

#### **DESCRIPTION**

The **LMU112** is a high-speed, low power 12-bit parallel multiplier built using advanced CMOS technology. The LMU112 is pin and functionally compatible with Fairchilds's MPY112K.


The A and B input operands are loaded into their respective registers on the rising edge of the separate clock inputs (CLK A and CLK B). Two's complement or unsigned magnitude operands are accommodated via the operand control bit (TC)

1

which is loaded along with the B operands. The operands are specified to be in two's complement format when TC is asserted and unsigned magnitude when TC is deasserted. Mixed mode operation is not allowed.

For two's complement operands, the 17 most significant bits at the output of the asynchronous multiplier array are shifted one bit position to the left. This is done to discard the redundant copy of the sign-bit, which is in the most significant bit position, and extend the bit precision by one bit. The result is then truncated to the 16 MSB's and loaded into the output register on the rising edge of CLK B.

The contents of the output register are made available via three-state buffers by asserting  $\overline{OE}$ . When  $\overline{OE}$  is deasserted, the outputs (R23-8) are in the high impedance state.





## 12 x 12-bit Parallel Multiplier

#### FIGURE 1A. INPUT FORMATS

AIN

BIN

Fractional Two's Complement (TC = 1) -

─ Integer Two's Complement (TC = 1) ——

─ Unsigned Fractional (TC = 0) ——

——— Unsigned Integer (TC = 0) ——

#### FIGURE 1B. OUTPUT FORMATS

**MSP** 

LSP

Fractional Two's Complement

Integer Two's Complement

Unsigned Fractional

Unsigned Integer –



## 12 x 12-bit Parallel Multiplier

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)				
Storage temperature	-65°C to +150°C			
Operating ambient temperature				
VCC supply voltage with respect to ground				
Input signal with respect to ground	–3.0 V to +7.0 V			
Signal applied to high impedance output	–3.0 V to +7.0 V			
Output current into low outputs	25 mA			
Latchup current	> 400 mA			

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient) Suppl					

Active Operation, Commercial Active Operation, Military

Temperature Range (Ambient)Supply Voltage $0^{\circ}$ C to +70°C $4.75 \text{ V} \leq \text{Vcc} \leq 5.25 \text{ V}$  $-55^{\circ}$ C to +125°C $4.50 \text{ V} \leq \text{Vcc} \leq 5.50 \text{ V}$ 

ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)							
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
<b>V</b> OH	Output High Voltage	<b>V</b> CC = Min., <b>I</b> OH = -2.0 mA	2.4			V	
<b>V</b> OL	Output Low Voltage	<b>V</b> CC = Min., <b>I</b> OL = 8.0 mA			0.5	>	
<b>V</b> IH	Input High Voltage		2.0		Vcc	V	
<b>V</b> IL	Input Low Voltage	(Note 3)	0.0		0.8	V	
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μA	
loz	Output Leakage Current	Ground ≤ <b>V</b> OUT ≤ <b>V</b> CC (Note 12)			±20	μA	
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	20	mA	
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA	




## 12 x 12-bit Parallel Multiplier

### **SWITCHING CHARACTERISTICS**

Commercial Operating Range (0°C to +70°C) Notes 9, 10 (ns)									
Symbol	Parameter		LMU112-						
		6	60*		50		25		
		Min	Max	Min	Max	Min	Max		
<b>t</b> MC	Clocked Multiply Time		60		50		25		
<b>t</b> PW	Clock Pulse Width	15		15		10			
ts	Input Register Setup Time	15		15		10			
<b>t</b> H	Input Register Hold Time	3		3		1			
<b>t</b> D	Output Delay		25		25		20		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		25		20		
tDIS	Three-State Output Disable Delay (Note 11)		25		25		20		

MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)									
Symbol	Parameter		LMU112-						
		6	65*		55*		30*		
		Min	Max	Min	Max	Min	Max		
<b>t</b> MC	Clocked Multiply Time		65		55		30		
<b>t</b> PW	Clock Pulse Width	20		20		12			
ts	Input Register Setup Time	15		15		12			
<b>t</b> H	Input Register Hold Time	3		3		3			
<b>t</b> D	Output Delay		30		30		25		
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		30		30		25		
tDIS	Three-State Output Disable Delay (Note 11)		30		30		25		



## 12 x 12-bit Parallel Multiplier

#### **NOTES**

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency


- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A 0.1  $\mu F$  ceramic capacitor should be installed between **V**CC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device **V**CC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and  $\mathbf{V}^{\text{CC}}$  noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.


- 11. For the tena test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tdis test, the transition is measured to the  $\pm 200 \text{mV}$  level from the measured steady-state output voltage with  $\pm 10 \text{mA}$  loads. The balancing voltage, VTH, is set at 3.5 V for Z-to-0 and 0-to-Z tests, and set at 0 V for Z-to-1 and 1-to-Z tests.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.







### 12 x 12-bit Parallel Multiplier



6