

# LXP600A, LXP602 and LXP604

## Low Jitter Clock Adapters (CLADs)

### General Description


The LXP600A, LXP602 and LXP604 Clock Adapters (CLADs) incorporate Level One's patented frequency conversion circuitry. The LXP600A and LXP602 convert a 1.544 MHz input clock to a 2.048 MHz output clock, or vice versa. The LXP604 converts between 1.544 MHz and 4.096 MHz. Each CLAD produces two different high frequency output (HFO) clocks for applications which require a higher-than-baud rate backplane or system clock.

Level One's patented locking method enables the CLAD to perform frequency conversion with no external components, while generating very little jitter on the output clock. The conversion is digitally controlled so the output clock (CLKO) is as accurate as the input clock (CLKI), and the two clocks are frequency-locked together. When an input frame sync pulse (FSI) is provided, the CLAD also phase-locks CLKI and CLKO together, and locks the output frame sync pulse ( $\overline{FSO}$ ) to FSI.

### Frequency Conversion

CLAD	CLKI	CLKO	HFO
LXP600A	1.544	2.048	6.144
	2.048	1.544	6.178
LXP602	1.544	2.048	8.192
	2.048	1.544	6.176
LXP604	1.544	4.096	8.192
	4.096	1.544	6.176

### LXP600A, LXP602 and LXP604 Block Diagram



Refer to [www.level1.com](http://www.level1.com) for most current information.

## PIN ASSIGNMENTS AND SIGNAL DESCRIPTIONS

Figure 1: LXT600 Pin Assignments




Table 1: Pin Descriptions

Pin #		Sym	I/O	Description
DIP	SOIC			
1	2	FSO	DO	<b>Frame Sync Output.</b> 8 kHz, active Low, frame synchronization output pulse. FSO is synchronized to CLKO and to FSI (if FSI is provided).
2	4	HFO	DO	<b>High Frequency Output.</b> HFO is used to derive CLKO. HFO can also clock external devices. HFO is always a multiple of CLKO (CLKO x2, x3, or x4). Actual frequencies are determined by device, CLKI and CLKO frequencies and Mode Select (SEL) input, as listed in Table 2.
3	5	CLKI	DI	<b>Clock Input.</b> Input clock (1.544, 2.048 or 4.096 MHz) to be converted.
4	7	CLKO	DO	<b>Clock Output.</b> Output clock (1.544, 2.048 or 4.096 MHz) derived from CLKI.
5	9	GND	S	<b>Ground.</b>
6	12	SEL	DI	<b>Mode Select.</b> Controls the frequency conversion as listed in Table 2. When SEL = High, higher frequency CLKI (2.048 for LXP600A and LXP602, or 4.096 MHz for LXP604) is converted to 1.544 MHz CLKO. When SEL = Low, 1.544 MHz CLKI is converted to higher frequency CLKO (2.048 for LXP600A and LXP602, or 4.096 MHz for LXP604).
7	14	FSI	DI	<b>Frame Sync Input.</b> 8 kHz, active Low, frame synchronization input pulse. Tie this pin High or Low if not used.
8	16	VCC	S	<b>Power Supply.</b> +5 VDC power supply input.
–	1, 3, 6, 8, 10, 11, 13 & 15	n/c	–	<b>Not Connected.</b> These pins must be left unconnected.

1. DI = Digital Input; DO = Digital Output; AI = Analog Input; AO = Analog Output; S = Supply.

## FUNCTIONAL DESCRIPTION

The CLADs convert an input clock (CLKI) at a particular frequency to an output clock (CLKO) at a different frequency. They also produce a frame sync output (FSO) and a high frequency output (HFO) clock. The HFO is a multiple (2x, 3x, or 4x) of CLKO. The HFO and CLKI/CLKO conversion frequencies are different for each device, and controlled by the Mode Select input pin as specified in Table 2.

The LXP600A and LXP602 convert between 1.544 MHz and 2.048 MHz. When converting from 2.048 MHz to 1.544 MHz, both CLADs produce a 6.176 MHz HFO. However, when converting from 1.544 MHz to 2.048 MHz, the LXP600A produces a 6.144 MHz HFO and the LXP602 produces an 8.192 MHz HFO.

The LXP604 converts between 1.544 MHz and 4.096 MHz. When converting from 4.096 MHz to 1.544 MHz the LXP604 HFO is 6.176 MHz. When converting from 1.544 MHz to 4.096 MHz, the LXP604 produces an 8.192 MHz HFO.

**Table 2: CLAD Frequency Conversions**

CLAD	CLKI	CLKO	HFO	SEL
LXP600A	1.544	2.048	6.144	Low
	2.048	1.544	6.178	High
LXP602	1.544	2.048	8.192	Low
	2.048	1.544	6.176	High
LXP604	1.544	4.096	8.192	Low
	4.096	1.544	6.176	High

## Mode Select

The Mode Select (SEL) input controls frequency conversion as follows:

- 2.048 or 4.096 to 1.544 MHz:** To produce a 1.544 MHz output clock from a 2.048 MHz or 4.096 MHz input clock, SEL must be set High. In this mode HFO = 6.176 MHz for all CLADs.
- 1.544 to 2.048 MHz or 4.096 MHz:** To produce a 2.048 MHz or 4.096 MHz output clock from a 1.544 MHz input clock, SEL must be set Low. In this mode the LXP600A HFO = 6.144 MHz, and the LXP602 and LXP604 HFO = 8.192 MHz.

In both frequency modes, CLKO is frequency-locked to CLKI. When FSI is applied, CLKO and CLKI are also phase-locked with FSO and FSI synchronized. Refer to the "Test Specifications" for detailed timing.

When FSI is first asserted, the CLKI and CLKO rising edges will be aligned within a maximum of 500 ms.

If FSI is not provided, pin 7 should be tied High or Low. CLKO and FSO are still generated with the CLKO frequency-locked to CLKI.

## Output Jitter

### 2.048 MHz or 4.096 MHz to 1.544 MHz

In this mode of operation, the CLADs meet the output jitter requirements of AT&T Publication 62411. When there is no jitter on the input clock (CLKI), the maximum jitter on CLKO is 0.020 UI pp with no bandlimiting, 0.010 UI pp over the range of 10 Hz to 40 kHz, and 0.012 UI pp in the 8 - 40 kHz band.

### 1.544 MHz to 2.048 MHz or 4.096 MHz

In this mode of operation, the CLADs meet the output jitter requirements of CCITT Recommendation G.823. When there is no jitter on the input clock (CLKI), the maximum jitter on CLKO is 0.035 UI pp over the range of 20 Hz to 100 kHz, and 0.025 UI pp in the 18 - 100 kHz band.

## Jitter Transfer

The CLADs are sensitive to jitter on the input clock in certain frequency bands. The jitter transfer curve is determined by the frequency and amplitude of the input jitter. Figures 4 and 5 on page 7 show nominal jitter transfer measured in nanoseconds. These figures graph output jitter (less intrinsic jitter) divided by input jitter (0.25 UI). Jitter transfer from a 2.048 MHz CLKI to a 1.544 MHz CLKO is shown in Figure 4. In this mode, jitter in the critical 8 kHz band is slightly attenuated while jitter in the 18 - 70 kHz band is transferred with a small net gain. Jitter transfer from a 1.544 MHz CLKI to a 2.048 MHz CLKO is shown in Figure 5. In both modes, with an input jitter level of 0.25 UI, jitter transfer is held below a net gain of 1.110.

Note that Jitter transfer varies with input jitter. Performance in a specific application should be verified in the actual circuit. Application Information


## APPLICATION INFORMATION

### Power-up

Standard CMOS device precautions apply to the CLAD. Inputs must be applied either simultaneously with or after the power supply VCC. CLAD input signals include

CLKI, FSI and SEL. The CLAD internal circuitry takes a maximum of 200 ms to stabilize. There is an additional delay of 500 ms maximum for CLKO to become phase-locked to the incoming clock (CLKI) during frame synchronization FSI.

**Figure 2: Typical TP to Coax Adapter Application Circuit**




## Power Supply Decoupling and Filtering

The CLADs are designed to meet AT&T Publication 62411 specifications for jitter in the range from 10 Hz to 100 kHz. Proper power supply decoupling is critical for meeting these specifications. As shown in Figure 2, a typical application with a pair of CLADs for backplane frequency conversion, a standard 0.1  $\mu$ F bypass capacitor is recommended.

The CLADs are monolithic silicon devices which incorporate both analog and digital circuits. CLAD application circuit design may require closer attention to power supply filtering and bypassing than required for pure digital devices.

Switching power supplies which operate below 100 kHz may produce noise spikes which can affect the analog sections of the CLAD. These spikes should be filtered with an RC network at the CLAD VCC pin.

**Figure 3: Frame Sync (FSI) Generation Circuit**



## Frame Sync Generation

A frame sync pulse (FSI) is required to synchronize the input and output clocks. If a frame sync pulse is not provided on the backplane, one can be generated from the existing 2.048 MHz backplane clock. A typical FSI generation circuit is shown in Figure 3.

## TEST SPECIFICATIONS

### NOTE

Tables 3 through 8 and Figures 5 through 11 represent the performance specifications of the LXTLXP600A, LXP602 and LXP604 and are guaranteed by test except, where noted, by design. The minimum and maximum values listed in Tables 5 through 8 are guaranteed over the recommended operating conditions specified in Table 4.

**Table 3: Absolute Maximum Values**

Parameter	Symbol	Min	Max	Units
Supply voltage	RV+, TV+	-0.3	7.0	V
Voltage, any I/O pin	VIO	GND - 0.3	VCC + 0.3	V
Current, any I/O pin <sup>1</sup>	IIO	-10	10	mA
Storage temperature	TSTG	-65	+150	°C
Power dissipation	Pd	—	340	mW

**CAUTION**

**Exceeding these values may cause permanent damage.**

**Functional operation under these conditions is not implied.**

**Exposure to maximum rating conditions for extended periods may affect device reliability.**

1. Transient currents of up to 100 mA will not cause SCR latch-up.

**Table 4: Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Units	Test Conditions
Supply voltage <sup>1</sup>	VCC	4.75	5.0	5.25	V	
Supply current	ICC	—	—	8	mA	No TTL loading
	ICC	—	—	14	mA	Full TTL loading
Operating temperature	TOP	-40	—	85	°C	

1. Voltages with respect to ground unless otherwise specified.



**Table 5: Digital Electrical Characteristics**

Parameter	Sym	Min	Max	Units
Input Low voltage	VIL	—	0.8	V
Input High voltage	VIH	2.0	—	V
Output Low voltage (IOL = +1.6 mA)	VOL	—	0.4	V
Output Low voltage (IOL < +10µA)	VOL	—	0.2	V
Output High voltage (IOH = -0.4 mA)	VOH	2.4	—	V
Output High voltage (IOH < -10µA)	VOH	4.5	—	V
Input leakage current	ILL	-10	10	µA

**Table 6: Output Jitter Specifications**

Parameter	Sym	Frequency	Spec <sup>1</sup>	Typ <sup>2</sup>	Max	Units	Test Conditions
Output jitter on CLKO	TJ1	No Bandlimiting	0.050	0.010	0.020	UI pp	CLKI=2.048 or 4.096 MHz
CLKO=1.544 MHz		10 Hz to 40 kHz	0.025	0.005	0.010	UI pp	JI=0
(All CLADS)		8 kHz to 40 kHz	0.025	0.006	0.012	UI pp	FSI applied
Output jitter on CLKO CLKO=2.048 Mhz (LXP600A and 602 only)	TJ2	20 Hz to 100 kHz	1.500	0.025	0.035	UI pp	CLKI=1.544 MHz, JI=0 FSI applied
		18 kHz to 100 kHz	0.200	0.015	0.025	UI pp	


1. Specifications from AT&T Publication 62411 and ITU Recommendations G.823 (for 1.544 MHz and 2.048 MHz, respectively).  
 2. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

**Figure 4: Nominal Jitter Transfer - 2.048 MHz CLKI to 1.544 MHz CLKO (Input Jitter = 0.25 UI)****Figure 5: Nominal Jitter Transfer - 1.544 MHz CLKI to 2.048 MHz CLKO (Input Jitter = 0.25 UI)**

**Table 7: Timing Values** (See Figure 6)

Parameter	Sym	Minimum	Maximum	Units
Capture range on CLKI	—	$\pm 10,000$	—	ppm
Lock range on CLKI	—	$\pm 10,000$	—	ppm
Input clock duty cycle	—	35	65	%
Rise/fall time on CLKI, $\overline{FSI}$	Trf	—	40	ns
Rise/fall time on CLKO, $\overline{FSO}$ , HFO with a 25 pF load	Trf	—	40	ns

**Figure 6: Rise and Fall Times**



**Table 8: Timing Values** (See Figures 7 through 11)


Parameter	Sym	Minimum	Typ <sup>1</sup>	Maximum	Units
FSI setup time from CLKI rising	Tsui	46	—	—	ns
FSI/CLKI hold time	Thi	30	—	—	ns
$\overline{FSI}$ pulse width (Low)	Twi	76	—	TCLKI <sup>2</sup>	ns
CLKO delay from CLKI	Tdc	-15	0	+15	ns
CLKO duty cycle	Cdc	49	—	51	%
$\overline{FSO}$ delay from HFO	TdF	-5	—	30	ns
$\overline{FSO}$ pulse width (Low)	TWO	—	—	TCLKO <sup>3</sup>	ns
CLKO delay from HFO	TdH	-15	—	+15	ns

1. Typical figures are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.


2. TCLKI is the period of CLKI.

3. TCLKO is the period of CLKO.

**Figure 7: LXP600A and LXP602 High to Low Frequency Conversion Frame Sync Alignment**



**Figure 8: LXP604 High to Low Frequency Conversion Frame Sync Alignment**



**Figure 9: LXP600A Low to High Frequency Conversion Frame Sync Alignment**




Figure 10: LXP602 Low to High Frequency Conversion Frame Sync Alignment





Figure 11: LXP604 Low to High Frequency Conversion Frame Sync Alignment




## MECHANICAL SPECIFICATIONS

**Figure 12: LXT600NE Package Specifications**

**8-Pin Plastic Dual In-Line Package**

- Extended Temperature Range (-40 °C to 85 °C)
- Part Number LXP600ANE
- Part Number LXP602NE
- Part Number LXP604NE



Dim	Inches		Millimeters	
	Min	Max	Min	Max
A	—	0.210	—	5.334
A2	0.115	0.195	2.921	4.953
b	0.014	0.022	0.356	0.559
b2	0.045	0.070	1.143	1.778
b3	0.030	0.045	0.762	1.143
D	0.355	0.400	9.017	10.160
E	0.300	0.325	7.620	8.255
E1	0.240	0.280	6.096	7.112
e	0.100 BSC <sup>1</sup> (nominal)		2.540 BSC <sup>1</sup> (nominal)	
eA	0.300 BSC <sup>1</sup> (nominal)		7.620 BSC <sup>1</sup> (nominal)	
eB	—	0.430	—	10.922
L	0.115	0.150	2.921	3.810

1. BSC - Basic Spacing between Centers.

**Figure 13: LXT600SE Package Specifications**

16-Pin SOIC Package						
Dim	Inches			Millimeters		
	Min	Nom	Max	Min	Nom	Max
A	0.093	0.099	0.104	2.362	2.515	2.642
A1	0.004	0.008	0.0115	0.102	0.203	0.292
A2	0.088	0.094	0.100	2.235	2.388	2.54
B	0.013	0.016	0.020	0.33	0.406	0.508
C	0.0091	0.010	0.0125	0.231	0.254	0.317
D	0.398	0.405	0.412	10.109	10.287	10.465
E	0.292	0.296	0.299	7.417	7.518	7.595
e	0.0508 B.S.C. (nominal)			1.27 B.S.C. (nominal)		
F	0.394	0.402	0.419	10.008	10.211	10.643
L	0.016	0.033	0.050	0.406	0.838	1.27
X	0.114	0.118	0.122	2.90	3.00	3.10
Z	0°	5°	8°	0°	5°	8°

1. BSC - Basic Spacing between Centers.

---

## **NOTES**

---

---

## **NOTES**

---

---

## **NOTES**

---

## Corporate Headquarters

9750 Goethe Road  
Sacramento, California 95827  
Telephone: (916) 855-5000  
Fax: (916) 854-1101  
Web: [www.level1.com](http://www.level1.com)



## The Americas

## International

### EAST

#### Eastern Area Headquarters & Northeastern Regional Office

234 Littleton Road, Unit 1A  
Westford, MA 01886  
USA  
Tel: (978) 692-1193  
Fax: (978) 692-1124

### WEST

#### Western Area Headquarters

3375 Scott Blvd., #110  
Santa Clara, CA 95054  
USA  
Tel: (408) 496-1950  
Fax: (408) 496-1955

### ASIA/PACIFIC

#### Asia / Pacific Area Headquarters

101 Thomson Road  
United Square #08-01  
Singapore 307591  
Thailand  
Tel: +65 353 6722  
Fax: +65 353 6711

### EUROPE

#### European Area Headquarters

Parc Technopolis-Bat. Zeta 3,  
avenue du Canada -  
Z.A. de Courtaboeuf  
Les Ulis Cedex 91974  
France  
Tel: +33 1 64 86 2828  
Fax: +33 1 60 92 0608

#### North Central Regional Office

One Pierce Place  
Suite 500E  
Itasca, IL 60143  
USA  
Tel: (630) 250-6044  
Fax: (630) 250-6045

#### South Central Regional Office

2340 E. Trinity Mills Road  
Suite 306  
Carrollton, TX 75006  
USA  
Tel: (972) 418-2956  
Fax: (972) 418-2985

#### Central Asia/Pacific Regional Office

Suite 305, 4F-3, No. 75,  
Hsin Tai Wu Road  
Sec. 1, Hsi-Chih,  
Taipei County, Taiwan  
Tel: +886 22 698 2525  
Fax: +886 22 698 3017

#### Central and Southern Europe Regional Office

"Regus"  
Feringastrasse 6  
D-85774 Muenchen-  
Unterfoerhring, Germany  
Tel: +49 89 99 216 375  
Fax: +49 89 99 216 319

#### Southeastern Regional Office

4020 WestChase Blvd  
Suite 100  
Raleigh, NC 27607  
USA  
Tel: (919) 836-9798  
Fax: (919) 836-9818

#### Southwestern Regional Office

28202 Cabot Road  
Suite 300  
Laguna Niguel, CA 92677  
USA  
Tel: (949) 365-5655  
Fax: (949) 365-5653

#### Northern Asia/Pacific Regional Office

Nishi-Shinjuku, Mizuma  
Building 8F  
3-3-13, Nishi-Shinjuku,  
Shinjuku-Ku  
Tokyo, 160-0023 Japan  
Tel: +81 3 3347-8630  
Fax: +81 3 3347-8635

#### Northern Europe Regional Office

Torshamnsgatan 35  
164/40 Kista/Stockholm,  
Sweden  
Tel: +46 8 750 3980  
Fax: +46 8 750 3982

### Latin/South America

9750 Goethe Road  
Sacramento, CA 95827  
USA  
Tel: (916) 855-5000  
Fax: (916) 854-1102

### Revision    Date    Status

1.1	03/99	Reformat to new template
1.0	11/97	Add SOIC package and pin-out data
0.0	4/96	Standard Release

The products listed in this publication are covered by one or more of the following patents. Additional patents pending.  
5,008,637; 5,028,888; 5,057,794; 5,059,924; 5,068,628; 5,077,529; 5,084,866; 5,148,427; 5,153,875; 5,157,690; 5,159,291; 5,162,746; 5,166,635; 5,181,228;  
5,204,880; 5,249,183; 5,257,286; 5,267,269; 5,267,746; 5,461,661; 5,493,243; 5,534,863; 5,574,726; 5,581,585; 5,608,341; 5,671,249; 5,666,129; 5,701,099

Copyright © 1999 Level One Communications, Inc., an Intel company. Specifications subject to change without notice.  
All rights reserved. Printed in the United States of America.

PDS-T600-R1.1-03/99