

# SMART CARD INTERFACE

ADVANCE DATA


- 8 DIFFERENT VPP OUTPUT VOLTAGE LEVELS
- V<sub>PP</sub>, V<sub>CS</sub> RISE AND FALL TIME FULL SPEC WITH ISO/IEC 7816-3
- POWER SUPPLY OUTPUT FOR MEMORY CARD (5V/80mA)
- POWER ON/OFF RESET
- AUTOMATIC SWITCH-OFF OF ALL FUNCTIONS IF THE REGULAR OPERATION IS ABORTED BY EXTRACTING THE SMART CARD
- INTERNAL STATUS FAILURE CODING
  - INSERTION FAILURE CODE
  - OVERTEMPERATURE FAILURE
- ANTI-BOUNCING SYSTEM
- INPUT/OUTPUT LOGIC TTL COMPATIBLE
- THERMAL PROTECTION

#### **DESCRIPTION**

The L6605 is an IC dedicated as intelligent interface between different types of smart cards and microprocessors. The internal architecture can be shared in a power supply section and in a diagnostic parts.

The power supply section can deliver 5V/80mA to

### **MULTIPOWER BCD TECHNOLOGY**




supply the card and  $V_{PP}/50mA$  to write the memory inside the card; the  $V_{PP}$  voltage can be programmed by means of the 3 serial input bit (see TAB, 1).

Table 1: 3 bit DAC CODE

CODE	$V_{PP}$
000	5V
0 0 1	10V
010	12.5V
0 1 1	13.5V
100	15V
1 0 1	18V
110	21V
111	25V

#### **BLOCK DIAGRAM**



December 1992 1/10

## **DESCRIPTION** (continued)

The diagnostic part allows to monitor failures due to overtemperature or wrong card positioning. The failures are internally coded and readable inside the STATUS REGISTER through the bidirec-


tional pin DATA configurated in output.

The antibouncing circuitry, active during card insertion only, rejects ripetitive switching-on of the power supply sections.

#### **PIN FUNCTION**

Pin	Description
Vs	Input Power Supply voltage for V <sub>CS</sub> regulated output and for device supply.
Vcso	Output regulated voltage for card supply; I <sub>CSmax</sub> = 80mA; overload protected (81 to 200mA)
V <sub>PPIN</sub>	Input power supply for V <sub>PP</sub> regulated voltage
V <sub>PPOUT</sub>	Programmable output regulated voltage for memory card writing; 8 voltage levels are allowed by means of 3 bit DAC. I <sub>PPmax</sub> = 50mA.
VCSEN	(Active Low) Vcs supply input enable; Its value is fixed from the $\mu P$ allowing or not the normal R/W operations on the card.
SWITCH	Input signal produced by the reader system indicating that a card has been inserted. Internally, an antibouncing system is provided to avoid multiple switching.
CS	Chip select (active low). CS low level indicates an I/O operation request from μP.
IRQ	Interrupt Request (Active low). An IRQ low level indicates that a card insertion/extraction or Failure has occured.
PRG	Program (Active low). PRG low level enables L6605 to deliver in output the V <sub>PPO</sub> level set by 3 bit DAC.
DATA	I/O pin for data exchange between $\mu P$ and the device. Through this pin flow 3 bit input DAC or 2 bit STATUS REGISTER code.
CK	External clock.
C <sub>EXT</sub>	Pin to connect an external capacitor for antibouncing delay time.
GND	4 pins to ground.

### PIN CONNECTIONS (Top view)



#### THERMAL DATA

Symbol Parameter		L6605	L6605D	Unit
R <sub>th i-amb</sub>	Thermal Resistance Junction to Ambient	60	50 (*)	°C/W

<sup>(\*)</sup> Soldered an a 35μ thick 6cm<sup>2</sup> P.C. board copper area.



#### **ELECTRICAL CHARACTERISTICS** (V<sub>S</sub> = 12V; T<sub>j</sub> = 25°C)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		10	12	15	V
Vcs	Card Supply Voltage (Logic Inputs onset)	$I_{CS} = 80 \text{mA}, V_{S} = 12 \text{V}$	4.85	5	5.15	V
		I <sub>CS</sub> = 1mA to 80mA	4.75	5	5.25	V
		$V_S = 10V$ to $15V$ $C_{LOAD min} = 5nF$ ; $C_{LOAD max} = 20\mu F$				
I <sub>CS</sub>	Current Supply Card	OLOAD min = 3111, OLOAD max = 20μ1			80	mA
Icss	I <sub>CS</sub> Short Circuit	Vs = 12V	81		200	mA
V <sub>PPI</sub>	V <sub>PP</sub> Supply Voltage	V5 - 12V	V <sub>PPO</sub> +		33	V
VPPI	VPP Supply Voltage		2.5V		33	V
V <sub>PPO</sub>	Programming Voltage	$I_{PP} = 50mA; V_{PPI} = 30V;$ $T_{on} \le 5ms$	-2.5%	V <sub>DAC</sub>	+2.5%	V
		IPP = 1mA to 50mA  V <sub>PPI</sub> = max. 33V (see note 1)  C <sub>LOAD min</sub> = 5nF  C <sub>LOAD max</sub> = 500nF (see note 2)	-5%	V <sub>DAC</sub>	+5%	V
I <sub>PP</sub>	Output Program. Current	V <sub>PPI</sub> = 30V			50	mA
I <sub>PPs</sub>	I <sub>PP</sub> Short Circuit		51		150	mA
t <sub>on</sub>	V <sub>PP</sub> , Rise Time	C <sub>LOAD min</sub> = 5nF			200	μs
t <sub>off</sub>	V <sub>PP</sub> , Fall Time	$C_{LOAD max} = 500nF$ (see note 2) $I_L = 50mA$ (see note 1)			200	μs
t <sub>shadow</sub>	Shadow Timing	Cbounce = 0.1μF		1		ms
$V_{SWLOW}$	Low Level Switch Input				0.8	V
V <sub>SWHIGH</sub>	High Level Switch Input		2		Vs-2V	V
t <sub>CKON</sub>	Clock ON Time		1			μs
tckoff	Clock OFF Time		1			μs
t <sub>D</sub>	Delay Time	$C_{LOAD} = 50pF$ , $I_{SINK} = 4mA$ ,	250			ns
tset-up1	1st bit Set-up Time	$V_L = 0.4V$	500			ns
t <sub>HOLD1</sub>	1st bit Hold Time		500		tckon	ns
tset-up2	Data Set-up Time		500			ns
t <sub>HOLD2</sub>	Data Hold Time		500			ns
t <sub>SCK</sub>	Clock Set-up Time		250			ns
t <sub>HCK</sub>	Clock Hold Time		250			ns
f	Clock Frequency				500	KHz
SR	V <sub>PP</sub> Slew Rate	From rest state to programming state and viceversa			2	V/μs
$V_{STH}$	Power ON/OFF Threshold	Logic inputs onset		8.5	9.5	V
V <sub>SHY</sub>	V <sub>STH</sub> Hysteresis			0.6		V
Ts	Thermal Shutdown			180		°C
T <sub>H</sub>	Thermal Hysteresis			20		°C

Note 1: True for values in Tab. 1 only.; Note 2: Values higher than 500nF are permitted, but the ton, toff timing will be out ISO norm.

#### **CIRCUIT OPERATION**

## **CARD POWER SUPPLY**

Regulated voltage to supply the card (5V/80mA). During nominal condition (Vs = 12V, Ics = 80mA) the Vcs range variation is equal to  $\pm$  3%. While during line/load variation (Vs = 10V to 15V; Ics = 1mA to 80mA) the Vcs range is  $\pm$  5%. An internal circuitry checks the Ics level; the pro-

tection block activates an IRQ with the proper failure code when the output current is in 81mA to 200mA range.

#### PROGRAMMING POWER SUPPLY

L6605 works in step-down mode by means of the programmed output voltage  $V_{PP}$ .  $8V_{PP}$  levels can be selected programming the 3 bit DAC as per Table 1. During nominal conditions ( $I_{PP} = 50$ mA;  $V_{PPI} = 30$ V) the  $V_{PP}$  range variation is equal to



 $\pm 2.5\%$ ; while during line/load variation (IPP = 1mA to 50mA; VPPI = max. 33V) the VPP range is  $\pm 5\%$ . An internal circuitry checks the IPP level; the protection block activates an IRQ with the proper failure code when the output current is in 51mA to 150mA range. Under the power ON/OFF threshold value the logic section and the power supply regulators are disabled.

#### LOGIC SECTION

L6605 includes a logic circuitry in order to protect, both card and itself. If a failure occours an asynchronous IRQ <u>is sent to the  $\mu P$ </u>; consequently <u>the  $\mu P$  forces low CS signal as I/O request. After CS variation the  $\mu P$  sends also one "data direction bit" into DATA DIRECTION REGISTER.</u>

Direction bit = "0"
 Pin DATA is configurated in output and the μP reads the 2 bit STATUS REGISTER content

Code	1st bit	2nd bit		
0	No insertion	No Failure		
1	Card Inserted	Failure		

Failure could be overtemperature over the 2 regulators (VPP, VCS).

Direction bit = "1"
 Pin DATA is configurated in input to allow the 3 bit DAC loading and than the programming of V<sub>PPo</sub> output level voltage. (see Table 1).

During card insertion only rising edge of switch signal is detected, while during card extraction switch level is detected.

In card extraction mode if occours a mechanical switch bouncing, which causes a pulse on SWITCH input pin with duration  $t\geq 50\mu s$  the L6605 will have the 1st Status Register content equal to "0" and 1 ms  $t_{shadow}$  timing like during card insertion mode.

Bouncing on SWITCH pin with duration T<50 $\mu$ s will be transparent in the Status Register.

Figure 1: Card Insertion




Figure 2: DAC Loading and Programmed Voltage on Set




Figure 3: End Normal Operation




Figure 4.






Figure 5: PAY-TV Application




# POWERDIP18 PACKAGE MECHANICAL DATA

DIM. mm						
Dim.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.85		1.40	0.033		0.055
b		0.50			0.020	
b1	0.38		0.50	0.015		0.020
D			24.80			0.976
Е		8.80			0.346	
е		2.54			0.100	
e3		20.32			0.800	
F			7.10			0.280
I			5.10			0.201
L		3.30			0.130	
Z			2.54			0.100



# **SO20 PACKAGE MECHANICAL DATA**

DIM.		mm			inch		
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А			2.65			0.104	
a1	0.1		0.3	0.004		0.012	
a2			2.45			0.096	
b	0.35		0.49	0.014		0.019	
b1	0.23		0.32	0.009		0.013	
С		0.5			0.020		
c1			45 (	(typ.)			
D	12.6		13.0	0.496		0.512	
Е	10		10.65	0.394		0.419	
е		1.27			0.050		
e3		11.43			0.450		
F	7.4		7.6	0.291		0.299	
L	0.5		1.27	0.020		0.050	
М			0.75			0.030	
S	8 (max.)						



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

 $© \ \ 1994 \ SGS-THOMSON \ Microelectronics - All \ Rights \ Reserved$ 

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

