# **LMU12**

## 12 x 12-bit Parallel Multiplier

#### **FEATURES**

- ☐ 20 ns Worst-Case Multiply Time
- ☐ Low Power CMOS Technology
- □ Replaces Fairchild MPY012H
- ☐ Two's Complement, Unsigned, or Mixed Operands
- ☐ Three-State Outputs
- **□** Package Styles Available:
  - 68-pin Ceramic PGA

#### **DESCRIPTION**

The **LMU12** is a high-speed, low power 12-bit parallel multiplier. It is pin and functionally compatible with Fairchild MPY012H devices. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.


The LMU12 produces the 24-bit product of two 12-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. B data and the TCB control bit are similarly loaded by CLK B.

1

The TCA and TCB controls specify the A and B operands as two's complement when HIGH, or unsigned magnitude when LOW.

RND is loaded on the rising edge of the logical OR of CLK A and CLK B. RND, when HIGH, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 12 least significant bits produces a result correctly rounded to 12-bit precision.

At the output, the Right Shift control (RS) selects either of two output formats. RS LOW produces a 23-bit product with a copy of the sign bit inserted in the MSB position of the least significant half. RS HIGH gives a full 24-bit product. Two 12-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK M and CLK L respectively. For asynchronous output, these registers may be made transparent by setting the feed through control (FT) HIGH.





### 12 x 12-bit Parallel Multiplier

#### FIGURE 1A. INPUT FORMATS

#### Δικ

BIN

#### Fractional Two's Complement (TCA, TCB = 1)

#### ─ Integer Two's Complement (TCA, TCB = 1) ——

#### —Unsigned Fractional (TCA, TCB = 0)

#### - Unsigned Integer (TCA, TCB = 0) —

#### FIGURE 1B. OUTPUT FORMATS

**MSP** 

**LSP** 

#### $\overline{\phantom{a}}$ Fractional Two's Complement (RS = 0) $\overline{\phantom{a}}$

#### ——Fractional Two's Complement (RS = 1)—

#### ——Integer Two's Complement (RS = 1) ——

#### —Unsigned Fractional (RS = 1) -

#### Unsigned Integer (RS = 1) -



## 12 x 12-bit Parallel Multiplier

| MAXIMUM RATINGS Above which useful life may be impaired (Notes 1 | , 2, 3, 8)       |
|--|------------------|
| Storage temperature  | 65°C to 1150°C   |
| Storage temperature  |                  |
| Operating ambient temperature                                    |                  |
| Vcc supply voltage with respect to ground                        | –0.5 V to +7.0 V |
| Input signal with respect to ground                              | −3.0 V to +7.0 V |
| Signal applied to high impedance output                          | 3.0 V to +7.0 V  |
| Output current into low outputs                                  | 25 mA            |
| Latchup current  | > 400 mA         |
|  |                  |

| <b>OPERATING CONDITIONS</b> To meet specified electrical a | nd switching characteristics |
|--|------------------------------|
|--|------------------------------|

ModeTemperature Range (Ambient)Supply VoltageActive Operation, Commercial $0^{\circ}$ C to  $+70^{\circ}$ C $4.75 \text{ V} \leq \text{V} \text{CC} \leq 5.25 \text{ V}$ Active Operation, Military $-55^{\circ}$ C to  $+125^{\circ}$ C $4.50 \text{ V} \leq \text{V} \text{CC} \leq 5.50 \text{ V}$ 

| ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4) |                        |   |     |     |             |      |
|---|------------------------|---|-----|-----|-------------|------|
| Symbol  | Parameter              | Test Condition                                | Min | Тур | Max         | Unit |
| <b>V</b> OH   | Output High Voltage    | <b>V</b> CC = Min., <b>I</b> OH = -2.0 mA     | 2.4 |     |             | V    |
| <b>V</b> OL   | Output Low Voltage     | <b>V</b> CC = Min., <b>I</b> OL = 8.0 mA      |     |     | 0.5         | V    |
| <b>V</b> IH   | Input High Voltage     |   | 2.0 |     | <b>V</b> CC | V    |
| <b>V</b> IL   | Input Low Voltage      | (Note 3)                                      | 0.0 |     | 0.8         | V    |
| lix   | Input Current          | Ground ≤ <b>V</b> IN ≤ <b>V</b> CC (Note 12)  |     |     | ±20         | μA   |
| loz   | Output Leakage Current | Ground ≤ <b>V</b> OUT ≤ <b>V</b> CC (Note 12) |     |     | ±20         | μA   |
| ICC1  | Vcc Current, Dynamic   | (Notes 5, 6)                                  |     | 17  | 35          | mA   |
| ICC2  | Vcc Current, Quiescent | (Note 7)                                      |     |     | 1.0         | mA   |




## 12 x 12-bit Parallel Multiplier

### **SWITCHING CHARACTERISTICS**

| Commercial Operating Range (0°C to +70°C) Notes 9, 10 (ns) |  |       |        |     |     |     |     |     |     |  |  |
|--|--|-------|--------|-----|-----|-----|-----|-----|-----|--|--|
|  |  |       | LMU12- |     |     |     |     |     |     |  |  |
|  |  | 6     | 65*    |     | 45* |     | 35  |     | 20  |  |  |
| Symbol   | Parameter                                  | Min   | Max    | Min | Max | Min | Max | Min | Max |  |  |
| <b>t</b> MC  | Clocked Multiply Time                      |       | 65     |     | 45  |     | 35  |     | 20  |  |  |
| <b>t</b> MUC   | Unclocked Multiply Time                    |       | 95     |     | 65  |     | 55  |     | 40  |  |  |
| <b>t</b> PW  | Clock Pulse Width                          | 25    |        | 15  |     | 15  |     | 8   |     |  |  |
| ts   | Input Register Setup Time                  | 18/   |        | 15  |     | 12  |     | 10  |     |  |  |
| t⊢   | Input Register Hold Time                   | (/2// |        | 2   |     | 2   |     | 0   |     |  |  |
| <b>t</b> D   | Output Delay                               |       | 26     |     | 25  |     | 25  |     | 18  |  |  |
| <b>t</b> ENA   | Three-State Output Enable Delay (Note 11)  |       | 22     |     | 22  |     | 20  |     | 15  |  |  |
| tDIS   | Three-State Output Disable Delay (Note 11) |       | 20     |     | 20  |     | 18  |     | 15  |  |  |

| MILITAR      | RY OPERATING RANGE (-55°C to +125°C) Notes  Parameter | LMU12- |            |     |        |     |        |     |        |  |
|--------------|---|--------|------------|-----|--------|-----|--------|-----|--------|--|
|              |   | /////  | ////75*/// |     | 55*/// |     | 45*/// |     | 25*/// |  |
| Symbol       |   | Min    | Max        | Min | Max    | Min | Max    | Min | Max    |  |
| <b>t</b> MC  | Clocked Multiply Time                                 |        | 75         |     | 55     |     | 45     |     | 25     |  |
| <b>t</b> MUC | Unclocked Multiply Time                               |        | 110        |     | 75     |     | 65     |     | 45     |  |
| <b>t</b> PW  | Clock Pulse Width                                     | 25     |            | 20  |        | 15  |        | 10  |        |  |
| ts           | Input Register Setup Time                             | 18/    |            | 15  |        | 15  |        | 12  |        |  |
| t⊢           | Input Register Hold Time                              | /2//   |            | 2   |        | 2   |        | 2// |        |  |
| <b>t</b> D   | Output Delay  |        | 30         |     | 30     |     | 25     |     | 20     |  |
| <b>t</b> ENA | Three-State Output Enable Delay (Note 11)             |        | 26         |     | 26     |     | 24     |     | 20     |  |
| <b>t</b> DIS | Three-State Output Disable Delay (Note 11)            |        | 24         |     | 24     |     | 22/    |     | 20     |  |



\*DISCONTINUED SPEED GRADE

### 12 x 12-bit Parallel Multiplier

#### **NOTES**

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency

- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.


This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A 0.1  $\mu F$  ceramic capacitor should be installed between **V**CC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device **V**CC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and **V**CC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

5

- 11. For the tena test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tdis test, the transition is measured to the  $\pm 200 \text{mV}$  level from the measured steady-state output voltage with  $\pm 10 \text{mA}$  loads. The balancing voltage, VTH, is set at 3.5 V for Z-to-0 and 0-to-Z tests, and set at 0 V for Z-to-1 and 1-to-Z tests.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.







# 12 x 12-bit Parallel Multiplier

| ORDERING INFORMATION                    |   |
|---|---|
| 64-pin                                  | 68-pin  |
| A7 [ 1                                  | 1 2 3 4 5 6 7 8 9 10 11  A  V ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ |
| Discontinued Package                    |   |
| Sidebraze Hermetic DIP (D6)             | Ceramic Pin Grid Array<br>(G2)                                    |
| 0°C to +70°C — COMMERCIAL SCREENING     | LMU12GC35<br>LMU12GC20  |
| -55°C to +125°C — COMMERCIAL SCREENING  |   |
| 5500 to 40500 NW 07D 000 0              |   |
| -55°C to +125°C — MIL-STD-883 Compliant |   |
|   |   |
|   |   |
| 1                                       |   |

6