



Switching Behavior of the L9215/16 Ringing SLIC

Contents	Page	Scope
Scope.....	1	This application note describes the recommended operation of the Lucent L9215/16 ringing SLICs for switching in and out of the ring mode during both ringing cadence and ring trip. It also discusses forward/reverse battery state transition, state transition in general, and battery switch operation timing. This application note assumes the user has knowledge of the L9215/16 ringing SLIC operation.
Control Signal Timing During Ring Cadence	2	
Sine Wave Input Mode of Operation	2	
Square Wave Input Mode of Operation	3	
State Transition.....	4	
Transition from High Battery Active to Low Battery Active States.....	4	
 Figures	 Page	
Figure 1. NSTAT Glitch	2	
Figure 2. Square Wave Input Mode of Operation ...	3	
Figure 3. Effect of Battery Reversal on NSTAT	4	

Control Signal Timing During Ring Cadence

The L9215/16 can be used in two basic modes of operation to create the power ringing signal. These modes are discussed in detail in the L9215/16 data sheet. In brief, the first mode of operation, the input at RING_{IN} can be a sine wave or a filtered PWM to produce a sine ring signal at tip and ring. The second mode of operation uses a filtered square wave input at RING_{IN}. This creates a trapezoidal waveform at tip and ring. In either state of operation, the input at RING_{IN} is amplified to create the power ring signal seen at tip and ring.

Sine Wave Input Mode of Operation

This SLIC creates ringing by amplifying a low-voltage input at a dedicated input (RING_{IN}). The ring mode is achieved by toggling a logic bit (BR) low. This turns on the ringing amplifier and puts the amplified ring signal on tip and ring. During nonring modes (BR high), since the state of the SLIC is not affected by RING_{IN}, and the ringing amplifier is off the low-voltage sinusoidal waveform input signal can be left on RING_{IN}. BR is the controlling bit for ring cadence.

In this mode of operation, there are certain considerations that should be made with respect to false loop supervision glitches seen at NSTAT.

For all results, a 5 REN ringing load of $1386\ \Omega + 40\ \mu\text{F}$ capacitor was used. No additional loop resistance was added except for $30\ \Omega$ protection resistors. The loop supervision threshold was 10 mA.

For the L9215/16 traces, the following is true:

- Channel 1 represents SLIC control signal BR.
- Channel 2 represents SLIC loop supervision output NSTAT.
- Channel 3 represents SLIC output DCOUT.
- Channel 4 represents the ring voltage at PR.

As is seen in Figure 1, under these conditions with a 5 REN load, a glitch at NSTAT is present. The width of this glitch depends on the phase of the sine wave at the time of the state transition. An appropriate software filter is recommended to eliminate this glitch.




Figure 1. NSTAT Glitch

Control Signal Timing During Ring Cadence (continued)

Square Wave Input Mode of Operation

With the square wave approach, during nonring modes, the square wave input may also be left on at RING_{IN}. In this case the timing considerations that were discussed with the sine wave input mode of operation will also apply.

However with a square wave input, during nonring modes, the device can be operated by removing the square wave from RING_{IN}. In this mode of operation, unlike the sine wave case where only BR controls the ring cadence, both BR and the square wave input at RING_{IN} can be used to control the ringing cadence. This mode of operation has different considerations and advantages with respect to the NSTAT glitch compared to the sine wave approach. These considerations and advantages are discussed below.

For Figure 2:

- Channel 1 represents CMOS input (5 V) at RING_{IN}.
- Channel 2 represents BR and B0.
- Channel 3 represents NSTAT.

Note: B1 = B2 = 1

- Channel 4 represents ring.

Ring load = 5 REN = $1386\ \Omega + 40\ \mu\text{F}$, frequency = 20 Hz, $V_{\text{BAT}} = -70\ \text{V}$, $V_{\text{rms}} = 51\ \text{V}$, $V_{\text{p-p}} = 67\ \text{V}$, crest factor = 1.3.

As is seen, when leaving the ring mode, there is a delay in the timing of toggling BR from low to high with respect to the timing of removing the square wave at RING_{IN}. The square wave at RING_{IN} is removed and BR is held low for the equivalent of one additional cycle of ringing (50 ms). Using this timing method, a very minimal glitch is seen at NSTAT during the state transition.

The delay method is also used when entering the ring mode. As is seen, the square wave at RING_{IN} is applied for two cycles of ringing before BR is toggled high to low. This timing eliminates any glitch at the NSTAT. Holding BR high for two cycles is conservative and in many cases 1 cycle may be adequate.

In any case, we do not recommend having no digital filtering of the NSTAT output. The purpose here is to minimize the length of the digital filter to a manageable time.




Figure 2. Square Wave Input Mode of Operation

State Transition

The following recommendations describe which state to switch to when switching out of the ring state during ring cadence or ring trip. The recommended operation for forward battery applications and ringing is to go from a forward battery high battery state, such as forward active (with or without PPM, if applicable) or forward scan state, to a forward battery portion of ringing (if possible). The ringing should end on the forward battery portion of the ringing cycle (if possible) and go to a forward active high battery state during the silent portion of ringing, or if a ring trip was detected. Transition to the scan state is also allowed if on-hook transmission is not required.

For reverse battery applications, transitions in and out of ringing should not cause a polarity reversal. It is recommended to transition from reverse battery high battery active to the reverse battery portion of ringing and back to reverse battery high battery active. With any SLIC, if the state transition causes a battery reversal, this will cause dc loop current to flow and cause a false loop status glitch at the loop closure detector. This is illustrated in Figure 3. Figure 3 uses the L8560 SLIC but results apply to any SLIC.

The figure below shows the effect of a simple battery reversal on NSTAT. The load was an 8 μ F capacitor.

- Channel 1 represents SLIC control signals BR, B0, and B2.
- Channel 2 represents SLIC control signal B1.
- Channel 3 represents SLIC loop supervision output NSTAT.
- Channel 4 represents DCOUT.

The SLIC is in reverse battery when B1 is low, and is in forward battery when B1 is high. As is seen, a simple

state transition from reverse to forward battery can cause a 50 ms glitch with a capacitive load. Conservative design practice will result in an appropriate deglitch at NSTAT after any state transition.




Figure 3. Effect of Battery Reversal on NSTAT

Transition from High Battery Active to Low Battery Active States

During ringing, scanning, or on-hook transmission modes, the SLIC T/R voltage is derived from the higher-voltage battery. Upon a legitimate off-hook condition, to minimize off-hook power, it is typical to use the SLIC battery switch feature to switch to the lower-voltage auxiliary V_{BAT2} . The L9215/16 SLIC has a battery switch that requires a logic control bit to switch from high battery to low battery.

However, if this transition is done in response to a dial pulse string, it can cause noise on adjacent lines due to the switching effect. If the lower-voltage battery has good drive capability, this effect will be minimal. Once a legitimate off-hook is recognized, it is recommended that a 500 ms delay be used prior to switching to low-voltage battery.

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: <http://www.lucent.com/micro>

E-MAIL: docmaster@micro.lucent.com

N. AMERICA: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286
1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256
Tel. (65) 778 8833, FAX (65) 777 7495

CHINA: Microelectronics Group, Lucent Technologies (China) Co., Ltd., A-F2, 23/F, Zao Fong Universe Building, 1800 Zhong Shan Xi Road, Shanghai 200233 P. R. China Tel. (86) 21 6440 0468, ext. 325, FAX (86) 21 6440 0652

JAPAN: Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan
Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700

EUROPE: Data Requests: MICROELECTRONICS GROUP DATALINE: Tel. (44) 7000 582 368, FAX (44) 1189 328 148

Technical Inquiries: GERMANY: (49) 89 95086 0 (Munich), UNITED KINGDOM: (44) 1344 865 900 (Ascot),

FRANCE: (33) 1 40 83 68 00 (Paris), SWEDEN: (46) 8 594 607 00 (Stockholm), FINLAND: (358) 9 3507670 (Helsinki),

ITALY: (39) 02 6608131 (Milan), SPAIN: (34) 1 807 1441 (Madrid)

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

