
SLOS011C - MARCH 1987 - REVISED OCTOBER 1997

- Low Input Bias Current, 50 pA Typ
- Low Input Noise Current, 0.01 pA/√Hz Typ
- Low Supply Current, 2 mA Typ
- High Input impedance, 10¹² Ω Typ
- Low Total Harmonic Distortion
- Low 1/f Noise Corner, 50 Hz Typ
- Package Options Include Plastic Small-Outline (D) and Standard (P) DIPs



NC - No internal connection


description

This device is a low-cost, high-speed, JFET-input operational amplifier with very low input offset voltage and a maximum input offset voltage drift. It requires low supply current, yet maintains a large gain-bandwidth product and a fast slew rate. In addition, the matched high-voltage JFET input provides very low input bias and offset currents.

The LF411 can be used in applications such as high-speed integrators, digital-to-analog converters, sample-and-hold circuits, and many other circuits.

The LF411C is characterized for operation from 0°C to 70°C. The LF411I is characterized for operation from –40°C to 85°C.

symbol



AVAILABLE OPTIONS

	Viemay	PACKAGE			
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)		
0°C to 70°C	2 mV	LF411CD	LF411CP		
–40°C to 85°C	2 mV	LF411ID	LF411IP		

The D packages are available taped and reeled. Add the suffix R to the device type (i.e., LF411CDR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLOS011C - MARCH 1987 - REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC+}	
Supply voltage, V _{CC}	
Differential input voltage, V _{ID}	
Input voltage, V _I (see Note 1)	
Duration of output short circuit	Unlimited
Continuous total power dissipation	
Package thermal impedance, θ _{JA} (see Note 2): D package	
P package	
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

NOTES: 1. Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply voltage.

recommended operating conditions

	C SU	FFIX	I SUFFIX		UNIT		
	MIN	MAX	MIN	MAX	UNII		
Supply voltage, V _{CC +}	3.5	18	3.5	18	V		
Supply voltage, V _{CC} –	-3.5	-18	-3.5	-18	V		
Operating free-air temperature, T _A	0	70	-40	-85	°C		

electrical characteristics over operating free-air temperature range, $V_{CC\pm}$ = ± 15 V (unless otherwise specified)

PARAMETER		TEST CONDITIONS		TA		MIN	TYP	MAY	UNIT
				LF411C	LF411I	IVIIIV	ITP	MAX	UNII
IO Inpu	ut offset voltage	V _{IC} = 0,	$R_S = 10 \text{ k}\Omega$	25°C	25°C		0.8	2	mV
	erage temperature coeffi- nt of input offset voltage	V _{IC} = 0,	R _S = 10 kΩ				10	20†	μV/°C
I _{IO} Input offset current [‡]		\/\c=0		25°C	25°C		25	100	pА
	ut oπset current+	VIC = 0		70°C	85°C			2	nA
IB Input bias current‡	V 0		25°C	25°C		50	200	pА	
	ut dias current+	VIC = 0		70°C	85°C			4	nA
Com ICR rang	mmon-mode input voltage ge					±11	-11.5 to 14.5		٧
OM Swin	ximum peak output-voltage ng	R _L = 10 kΩ				±12	±13.5		V
Large-signal di	ge-signal differential	$V_0 = \pm 10 \text{ V}, R_L = 2 \text{ ks}$	/ P 2 kO	25°C	25°C	25	200		V/mV
VD volta	voltage		K[= 2 K32	0°C to 70°C	–40°C to 85°C	15	200		V/IIIV
Inpu	ut resistance	T _J = 25°C					1012		Ω
MR Com	mmon-mode rejection ratio	R _S ≤ 10 kΩ				70	100		dB
SVR Supp	oply-voltage rejection ratio	See Note 3				70	100		dB
	oply current						2	3.4	mA
OM Swin Larg volta Inpu Inpu SWR Supp CC Supp	ximum peak output-voltage ng ge-signal differential age ut resistance mmon-mode rejection ratio	$V_O = \pm 10 \text{ V},$ $T_J = 25^{\circ}\text{C}$ $R_S \le 10 \text{ k}\Omega$ See Note 3	R _L = 2 kΩ			25 15 70	±13.5 200 200 10 ¹² 100	3.4	

[†] At least 90% of the devices meet this limit for α VIO.

NOTE 3: Supply-voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously.



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

[‡] Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as possible.

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

SLOS011C - MARCH 1987 - REVISED OCTOBER 1997

operating characteristics, $V_{CC\pm}$ = ± 15 V, T_A = $25^{\circ}C$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate		8	13		V/μs
B ₁	Unity-gain bandwidth		2.7	3		MHz
Vn	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 20 \Omega$		18		nV/√ Hz
In	Equivalent input noise current	f = 1 kHz		0.01		pA/√ Hz

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated