

1.2GHz to 2.7GHz Direct IQ Modulator and Mixer

October 2001

FEATURES

- Single 1.8V to 5.25V Supply
- Direct IQ Modulator with Integrated 90° Phase Shifter*
- Four Step RF Power Control
- 120MHz Modulation Bandwidth
- Independent Double-Balanced Mixer
- Modulation Accuracy Insensitive to Carrier Input Power
- Modulator I/Q Inputs Internally Biased

APPLICATIONS

- IEEE 802.11 DSSS and FHSS
- High Speed Wireless LAN (WLAN)
- Wireless Local Loop (WLL)
- PCS Wireless Data
- MMDS

LT, LTC and LT are registered trademarks of Linear Technology Corporation.
 *Patent Pending

DESCRIPTION

The LT[®]5503 is a front-end transmitter IC designed for low voltage operation, and is compatible with the LTC family of WLAN products. The IC contains a high frequency quadrature modulator with a variable gain amplifier (VGA) and a balanced mixer. The modulator includes a precision 90° phase shifter which allows direct modulation of an RF signal by the baseband I and Q signals.

In a superheterodyne system, the mixer can be used to generate the high-frequency RF input for the modulator by mixing the system's 1st and 2nd local oscillators.

The LT5503 modulator output delivers -3dBm at 2.5GHz. The VGA allows output power reduction in three steps up to 13dB with digital control. The baseband inputs are internally biased for maximum input voltage swing at low supply voltage. If needed, they can be driven with external bias voltages.

TYPICAL APPLICATION





Figure 1. 2.45GHz Transmitter Application, Carrier for Modulator Generated by Upmixer

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage	5.5V
Control Voltages	−0.3V to (V _{CC} + 0.3V)
Baseband Voltages (BI ⁺ to BI [−] and BQ ⁺ to BQ [−])	±2V
Baseband Common Mode Voltage	1V to (V _{CC} − 0.3V)
LO1 Input Power	4dBm
LO2 Input Power	4dBm
MODIN Input Power	4dBm
Operating Temperature Range	−40°C to 85°C
Storage Temperature Range	−65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

<p>TOP VIEW</p> <p>FE PACKAGE 20-LEAD PLASTIC TSSOP PIN 21 = GND (BACKSIDE) T_{JMAX} = 150°C, θ_{JA} = 38°C/W</p>	ORDER PART NUMBER
	LT5503EFE

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS (I/Q Modulator)

$V_{CC1} = 3\text{VDC}$, 2.4GHz matching, MODEN = High, GC1 = GC2 = Low, $T_A = 27^\circ\text{C}$, MODRFIN = 2.45GHz at -16dBm , $[I - I_B]$ and $[Q - Q_B] = 100\text{kHz}$ CW signal at 1V_{P-P} differential, Q leads I by 90° , unless otherwise noted. (Test circuit shown in Figure 2.) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RF Carrier Input (MODRFIN)					
Frequency Range ²			1.2 to 2.7		GHz
Input VSWR	$Z_0 = 50\Omega$		1.3:1		
Input Power			-20 to -10		dBm
Baseband Inputs (BI⁺, BI⁻, BQ⁺, BQ⁻)					
Frequency Bandwidth (3dB)			120		MHz
Differential Input Voltage for 1dB Compressed Output			1		V_{P-P}
DC Common-Mode Voltage	Internally Biased		1.4		VDC
Differential Input Resistance			18		k Ω
Input Capacitance			0.8		pF
Gain Error			± 0.2		dB
Phase Error			± 1		DEG
Modulated RF Carrier Output (MODRFOUT)					
Output Power, Max Gain		-6	-3		dBm
Output VSWR	$Z_0 = 50\Omega$		1.5:1		
Image Suppression		-26	-34		dBc
Carrier Suppression		-24	-32		dBc
Output 1dB Compression			-3		dBm
Output 3rd Order Intercept	$f_I = 100\text{kHz}$, $f_Q = 120\text{kHz}$		2		dBm
Output 2nd Order Intercept	$f_I = 100\text{kHz}$, $f_Q = 120\text{kHz}$		16		dBm
Broadband Noise	20MHz Offset		-142		dBm/Hz
VGA Control Logic (GC2, GC1)					
Switching Time			100		ns
Input Current			2		μA
Input Low Voltage				0.4	VDC
Input High Voltage		1.7			VDC
Output Power Attenuation	GC2 = Low, GC1 = High		4.5		dB
Output Power Attenuation	GC2 = High, GC1 = Low		9		dB
Output Power Attenuation	GC2 = High, GC1 = High		13.5		dB
Modulator Enable (MODEN) Low = Off, High = On					
Turn ON/OFF Time			1		μs
Input Current			105		μA
Enable		$V_{CC} - 0.4$			VDC
Disable				0.4	VDC
Modulator Power Supply Requirements					
Supply Voltage		1.8		5.25	VDC
Modulator Supply Current	MODEN = High		29	38	mA
Modulator Shutdown Current	MODEN = Low			25	μA

ELECTRICAL CHARACTERISTICS (Mixer)

$V_{CC2} = 3\text{VDC}$, 2.4GHz matching, MIXEN = High, DMODE = Low (LO2 ÷ 2 mode), $T_A = 27^\circ\text{C}$, LO2IN = 750MHz at -18dBm, LO1IN = 2075MHz at -12dBm. MIXRFOUT measured at 2450MHz, unless otherwise noted. (Test circuit shown in Figure 2.) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Mixer 2nd LO Input (LO2IN)					
Frequency Range			50 to 1000		MHz
Input VSWR	$Z_0 = 50\Omega$		1.4:1		
Input Power			-20 to -12		dBm
Mixer 1st LO Input (LO1IN)					
Frequency Range ²			1400 to 2400		MHz
Input VSWR	$Z_0 = 50\Omega$		1.5:1		
Input 3rd Order Intercept	-30dBm/Tone, $\Delta f = 200\text{kHz}$		-12		dBm
Mixer RF Output (MIXRFOUT)					
Frequency Range ²			1700 to 2700		MHz
Output VSWR	$Z_0 = 50\Omega$		1.5:1		
Small-Signal Conversion Gain	$P_{LO1} = -30\text{dBm}$		5		dB
Output Power		-14.7	-12.7		dBm
LO1 Suppression		-22	-29		dBc
Output 1dB Compression			-15		dBm
Broadband Noise	20MHz Offset		-152		dBm/Hz
LO2 Divider Mode Control (DMODE) Low = $f_{LO2} \div 2$, High = $f_{LO2} \div 1$					
Input Current			1		μA
Input Low Voltage ($\div 2$)				0.4	VDC
Input High Voltage ($\div 1$)		$V_{CC} - 0.4$			VDC
Mixer Enable (MIXEN) Low = Off, High = On					
Turn ON/OFF Time			1		μs
Input Current			130		μA
Enable		$V_{CC} - 0.4$			VDC
Disable				0.4	VDC
Mixer Power Supply Requirements					
Supply Voltage		1.8		5.25	VDC
Supply Current ($\div 2$ mode)	DMODE = Low, MIXEN = High		11.9	15.5	mA
Supply Current ($\div 1$ mode)	DMODE = High, MIXEN = High		10.8		mA
Shutdown Current	MIXEN = Low			10	μA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: External component values on the final test circuit shown in Figure 2 are optimized for operation in the 2.4GHz to 2.5GHz band.

Note 3: Specifications over the -40°C to 85°C temperature range are assured by design, characterization and correlation with statistical process controls.

TYPICAL PERFORMANCE CHARACTERISTICS (I/Q Modulator)


$V_{CC1} = 3\text{VDC}$, 2.4GHz matching, MODEN = high, GC1 = GC2 = low (max gain), $T_A = 27^\circ\text{C}$, MODRFIN = 2.45GHz at -16dBm , $(I-I_B)$ and $(Q-Q_B) = 100\text{kHz}$ sine at 1V_{P-P} differential, Q leads I by 90° , unless otherwise noted. (Test circuit shown in Figure 2.)

Modulator Supply Current vs Supply Voltage




5503 G01

Modulator Shutdown Current vs Supply Voltage




5503 G02

MODEN Current vs Enable Voltage




5503 G03

SSB Output Power vs I, Q Amplitude




5503 G04

Baseband Frequency Response I/Q Amplitude = 1Vp-p




5503 G05

MODRFIN and MODRFOUT Return Loss 2.4GHz Matching



5503 G06

Typical SSB Spectrum




5503 G07

TYPICAL PERFORMANCE CHARACTERISTICS (I/Q Modulator)


2.4GHz matching, MODEN = high, GC1 = GC2 = low (max gain), MODRFIN = 2.45GHz, (I-I_B) and (Q-Q_B) = 100kHz sine at 1V_{p-p} differential, Q leads I by 90°, unless otherwise noted. (Test circuit shown in Figure 2.)

SSB Output Power vs Input Power
V_{CC1} = 1.8V




5503 G08

Carrier Suppression vs Input Power
V_{CC1} = 1.8V




5503 G09

Image Suppression vs Input Power
V_{CC1} = 1.8V




5503 G10

SSB Output Power vs Input Power
V_{CC1} = 3V




5503 G11

Carrier Suppression vs Input Power
V_{CC1} = 3V




5503 G12

Image Suppression vs Input Power
V_{CC1} = 3V




5503 G13

SSB Output Power vs Input Power
V_{CC1} = 5.25V




5503 G14

Carrier Suppression vs Input Power
V_{CC1} = 5.25V



5503 G15

Image Suppression vs Input Power
V_{CC1} = 5.25V




5503 G16

TYPICAL PERFORMANCE CHARACTERISTICS (I/Q Modulator)


$V_{CC1} = 3VDC$, $MODEN = \text{high}$, $T_A = 27^\circ C$, $P_{MODRFIN} = -16dBm$, $(I-I_B)$ and $(Q-Q_B) = 100kHz$ sine at $1V_{P-P}$ differential, Q leads I by 90° , unless otherwise noted. (Test circuit shown in Figure 2.)

**Output Power vs Frequency
1.2GHz Matching**




5503 G17

**Carrier Feedthrough vs Frequency
1.2GHz Matching**




5503 G18

**SSB Image vs Frequency
1.2GHz Matching**




5503 G19

**Output Power vs Frequency
1.9GHz Matching**




5503 G20

**Carrier Feedthrough vs Frequency
1.9GHz Matching**




5503 G21

**SSB Image vs Frequency
1.9GHz Matching**




5503 G22

**Output Power vs Frequency
2.4GHz Matching**




5503 G23

**Carrier Feedthrough vs Frequency
2.4GHz Matching**



5503 G24

**SSB Image vs Frequency
2.4GHz Matching**




5503 G25

TYPICAL PERFORMANCE CHARACTERISTICS (Mixer)


2.4GHz matching, MIXEN = high, DMODE = low (LO2 ÷ 2 mode), LO2IN = 750MHz at -18dBm, LO1IN = 2075MHz. MIXRFOUT measured at 2450MHz, unless otherwise noted. (Test circuit shown in Figure 2.)

Mixer Supply Current vs Supply Voltage (LO2 ÷ 2 Mode)




5503 G26

Mixer Supply Current vs Supply Voltage (LO2 ÷ 1 Mode)




5503 G27

Mixer Shutdown Current vs Supply Voltage




5503 G28

RF Output Power vs LO1 Input Power (VCC2 = 1.8V)




1195 G29

RF Output Power vs LO1 Input Power (VCC2 = 3V)




1195 G30

RF Output Power vs LO1 Input Power (VCC2 = 5.25V)




1195 G31

LO1 Feedthrough vs LO1 Input Power (VCC2 = 1.8V)




1195 G32

LO1 Feedthrough vs LO1 Input Power (VCC2 = 3V)



1195 G33


LO1 Feedthrough vs LO1 Input Power (VCC2 = 5.25V)




1195 G34

TYPICAL PERFORMANCE CHARACTERISTICS (Mixer)


$V_{CC2} = 3VDC$, MIXEN = high, DMODE = low (LO2 ÷ 2mode), $T_A = 27^\circ C$, unless otherwise noted. (Test circuit shown in Figure 2.)




5503 G35




5503 G36




5503 G37




5503 G38



5503 G39



5503 G40



5503 G41

PIN FUNCTIONS

BQ⁻ (Pin 1): Negative Baseband Input Pin of the Modulator Q-Channel. This pin is internally biased to 1.4V, but can also be overdriven with an external DC voltage greater than 1.4V, but less than $V_{CC} - 0.4V$.

BQ⁺ (Pin 2): Positive Baseband Input Pin of Modulator Q-Channel. This pin is internally biased to 1.4V, but can also be overdriven with an external DC voltage greater than 1.4V, but less than $V_{CC} - 0.4V$.

GC1 (Pin 3): Gain Control Pin. This pin is the least significant bit of the four-step modulator gain control.

MODIN (Pin 4): Modulator Carrier Input Pin. This pin is internally biased and should be AC-coupled. An external matching network is required for a 50Ω source.

V_{CC}MOD (Pin 5): Power Supply Pin for the I/Q Modulator. This pin should be externally connected to the other V_{CC} pins and decoupled with 1000pF and 0.1μF capacitors.

V_{CC}RF (Pin 6): Power Supply Pin for the I/Q Modulator Input RF Buffer and Phase Shifter. This pin should be externally connected to the other V_{CC} pins and decoupled with 1000pF and 0.1μF capacitors.

LO1 (Pin 7): Mixer 1st LO Input Pin. This pin is internally biased and should be AC-coupled. An external matching network is required for a 50Ω source.

V_{CC}LO1 (Pin 8): Power Supply Pin for the Mixer LO1 Circuits. This pin should be externally connected to the other V_{CC} pins and decoupled with 1000pF and 0.1μF capacitors.

DMODE (Pin 9): Mixer 2nd LO Divider Mode Control Pin. Low = divide-by-2, High = divide-by-1.

MX⁺ (Pin 10): Mixer Positive RF Output Pin. This pin must be connected to V_{CC} through an external matching network.

MX⁻ (Pin 11): Mixer Negative RF Output Pin. This pin must be connected to V_{CC} through an external matching network.

MIXEN (Pin 12): Mixer Enable Pin. When the input voltage is higher than $V_{CC} - 0.4V$, the mixer circuits supplied through pins 8, 10, 11 and 15 are enabled. When the input voltage is less than 0.4V, these circuits are disabled.

MODEN (Pin 13): Modulator Enable Pin. When the input voltage is higher than $V_{CC} - 0.4V$, the modulator circuits supplied through pins 5, 6, 16 and 17 are enabled. When the input voltage is less than 0.4V, these circuits are disabled.

LO2 (Pin 14): Mixer 2nd LO Input Pin. This pin is internally biased and should be AC-coupled. An external matching network is not required, but can be used for improved matching to a 50Ω source.

V_{CC}LO2 (Pin 15): Power Supply Pin for the Mixer LO2 Circuits. This pin should be externally connected to the other V_{CC} pins and decoupled with 1000pF and 0.1μF capacitors.

V_{CC}VGA (Pin 16): Power Supply Pin for the Modulator Variable Gain Amplifier. This pin should be externally connected to the other V_{CC} pins through a 47Ω resistor and decoupled with a good high frequency capacitor (2pF typical) placed close to the pin.

MODOUT (Pin 17): Modulator RF Output Pin. This pin must be externally biased to V_{CC} through a bias choke. An external matching network is required to match to 50Ω.


GC2 (Pin 18): Gain Control Pin. This pin is the most significant bit of the four-step modulator gain control.

BI⁺ (Pin 19): Positive Baseband Input Pin of the Modulator I-Channel. This pin is internally biased to 1.4V, but can also be overdriven with an external DC voltage greater than 1.4V, but less than $V_{CC} - 0.4V$.


BI⁻ (Pin 20): Negative Baseband Input Pin of the Modulator I-Channel. This pin is internally biased to 1.4V, but can also be overdriven with an external DC voltage greater than 1.4V, but less than $V_{CC} - 0.4V$.

GROUND (Backside Contact): Circuit Ground Return for the Entire IC.

BLOCK DIAGRAM



TEST CIRCUIT



Application Dependent Component Values			
	1.2GHz Matching (Modulator Only)	1.9GHz Matching	2.4GHz Matching
L1	33nH	22nH	18nH
L2	12nH	5.6nH	2.7nH
L3	12nH	4.7nH	2.7nH
C2, C3, C7	39pF	15pF	8.2pF
C10	2.7pF	1.8pF	1.2pF
C23	n/a	1.5pF	1.5pF
R1	240Ω	390Ω	390Ω
C4	n/a	15pF	8.2pF
C5, C6	n/a	1.8pF	2.2pF
C9	n/a	15pF	2.7pF
C11	n/a	2.2pF	1.2pF
L4	n/a	6.8nH	4.7nH
L5, L6	n/a	5.6nH	2.2nH
T1	n/a	LDB15C101A1900	LDB15C500A2400

Figure 2. Test Schematic for 1.2GHz, 1.9GHz and 2.4GHz Applications

A dual-conversion RF system requires two local oscillators to convert signals between the baseband and RF domains (see Figure 3). The LT5503's double-balanced mixer can be used to generate the LT5503 modulator's high frequency carrier input (MODRFIN) by mixing the systems 1st and 2nd local oscillators (LO1 and LO2). In this case, a bandpass filter is required to select the desired mixer output for the modulator input. The mixer's RF differential output produces -12dBm typically at 2.45GHz and the modulator MODIN pin requires $\geq -16\text{dBm}$, driven single-ended. This allows approximately 4dB margin for

Modulator Baseband

The baseband I and Q inputs (BI⁺/BI⁻ and BQ⁺/BQ⁻) are internally biased to 1.4V to maximize the input signal range at low supply voltage. This bias voltage is stable over temperature, and increases by approximately 50mV at the maximum supply voltage. The modulator I and Q inputs have very wide bandwidth (120MHz typical), making the LT5503 suitable for even the most wideband modulation applications. For best carrier suppression and lowest distortion, differential input drive should be used. Single-ended drive is possible too, with the unused inputs AC-coupled to ground.



Figure 3. Example System Block Diagram for a Dual Conversion System

APPLICATIONS INFORMATION

AC-Coupled Baseband. Figure 4 shows the simplified circuit schematic of a high-pass AC-coupled baseband interface.




Figure 4. AC-Coupled Baseband Interface

With approximately 18k of differential input resistance, the suggested minimum AC-coupling capacitor can be determined using the following equation:

$$C_{CPL} = \frac{1}{(18 \cdot 10^3 \cdot \pi \cdot f_c)}$$

where f_c is the 3dB cut-off frequency of the baseband input signal.

A larger capacitor may be used where the settling time of charging and discharging the AC-coupling capacitor is not critical.

DC-Coupled Baseband. The baseband inputs' internal bias voltage can be overdriven with an external bias circuit. This facilitates direct interfacing to a D/A converter for faster transient response. In this case, the LT5503's baseband inputs are DC biased by the converter. The optimal V_{BIAS} is 1.4V, independent of V_{CC} . In general, the maximum V_{BIAS} should be less than $V_{CC} - 0.4V$. The DC load on each converter output can be approximated using the following equation where I_{INPUT} is the current flowing into a modulator input:

$$I_{INPUT} = \frac{V_{BIAS} - 1.4V}{9k\Omega}$$

Figure 5 shows a simplified circuit schematic for interfacing the LT5503's baseband inputs to the outputs of a D/A converter. OIP and OIN are the positive and negative baseband outputs, respectively, of the converter's I-channel. Similarly, OQP and OQN are the positive and negative baseband outputs, respectively, of the converter's Q-channel.




Figure 5. DC-Coupled Baseband Interface

Modulator RF Input (MODRFIN)

The modulator RF input buffer is driven single-ended. An internal active balun circuit produces balanced signals to drive the integrated phase shifter. Limiters following the phase shifter output accommodate a wide range of MODRFIN power, resulting in minimal degradation of modulation gain/phase accuracy performance or carrier feedthrough. This pin is easily matched to a 50Ω source with the simple lowpass network shown in Figure 2. This pin is internally biased, therefore an AC-coupling capacitor is required.

Modulator VGA (Variable Gain Amp)

The VGA has two digital selection lines to provide a nominal 0dB, 4.5dB, 9dB and 13.5dB attenuation from the maximum modulator output power setting. The logic table is shown below:

Attenuation		GC2	
		Low	High
GC1	Low	0dB	9dB
	High	4.5dB	13.5dB

APPLICATIONS INFORMATION

Pin 16 should be connected externally to V_{CC} through a low value series resistor (47Ω typical). To assure proper output power control, a good, local high frequency AC ground for Pin 16 is essential. The MODOUT port of the VGA is an open collector configuration. An inductor with high self resonance frequency is required to connect Pin 17 to V_{CC} as a DC return path, and as a part of the output matching network. Additional matching components are required to drive a 50Ω load as shown in Figure 2. The amplifier is designed to operate in Class A for low distortion performance. The typical output 1dB compression point (P_{1dB}) is -3dBm at 2.45GHz . When the differential baseband input voltages are higher than $1V_{P-P}$, the VGA operates in Class AB mode, and the distortion performance of the modulator is degraded. The logic control inputs do not draw current when they are low. They draw about $2\mu\text{A}$ each when high.

Mixer L01 Port

The mixer L01 input port is the linear input to the mixer. It consists of an active balun amplifier designed to operate over the 1.4GHz to 2.4GHz frequency range. There is a linear relationship between L01 input power and MIXRFOUT power for L01 input levels up to approximately -20dBm . After that, the mixer output begins to compress. When operated in the recommended -14dBm to -8dBm input power range, the mixer is well compressed, which in turn creates a stable output level for the modulator input. As shown in Figure 2, a simple lowpass matching network is required to match this pin to 50Ω . This pin is internally biased, therefore an AC-coupling capacitor is required.

Mixer L02 Port

The mixer L02 port is designed to operate in the 50MHz to 1000MHz range. The first stage is a limiting amplifier. This stage produces the correct output levels to drive the internal divider circuit reliably, with L02 input levels down to -20dBm . The output of the divider then drives another stage, which in turn switches the nonlinear inputs of the double-balanced mixer. Note that the mixer output will produce broadband noise if the L02 signal level is too low. The input amplifier is designed for a good match over the entire frequency range. The only requirement (Figure 2) is an external AC-coupling capacitor.

Mixer Output Ports (MX^+/MX^-)

The mixer output is a differential open collector configuration. Bias current is supplied to these two pins through the center tap of a balun as shown in Figure 2. Simple lowpass matching is used to transform each leg of the mixer output to 25Ω for the balun's 50Ω input impedance.

The balun approach provides the highest output power and best L01 suppression, but is not absolutely necessary. It is also possible to match each output to 50Ω and couple power from one output. The unused output should be terminated in the same characteristic impedance. In this case, output power is approximately 2dB lower and L01 suppression degrades to approximately 15dBc. A schematic for this approach is shown in Figure 6 where inductors LB^+ and LB^- supply bias current to the mixer's differential outputs, and resistor R_{TERM} terminates the unused output.




Figure 6. 50Ω Mixer Output Matching Without a Balun

	1.9GHz	2.4GHz
L5, L6	5.6nH	2.7nH
C5, C6	1.8pF	0.68pF
C9	15pF	8.2pF

APPLICATIONS INFORMATION

EVALUATION BOARD

Figure 7 shows the circuit schematic of the evaluation board. The MODRFIN, MODRFOUT and MIXRFOUT ports are matched to 50Ω at 2.45GHz. The LO1IN port is matched to 50Ω at 2.1GHz and the LO2IN port is internally matched.

A 390Ω resistor is used to reduce the quality factor (Q) of the modulator output and deliver an output power of -3dBm typically. A lower value resistor may be used if the desired output power is lower. For example, the output power will be 3dB lower if a 200Ω resistor is used.

Inductors with high self-resonance frequency should be used for L1 to L6.

For simpler evaluation in a lab environment, the evaluation board includes op amps to convert single-ended I and Q input signals to differential. The op amp configuration has a voltage gain of two; therefore the peak baseband input voltage should be halved to maintain the same RF output power. The op amp configuration shown will maintain acceptable differential balance up to 10MHz typically. It is also possible to bypass the op amps and drive the modulator's differential inputs directly by connecting to the four oversized vias on the board (V1, V2, V3 and V4).


Figure 7 also shows a table of matching network values for designs centered at 1.9GHz and 1.2GHz.

Figure 8 shows the evaluation board with connectors and ICs. Figure 9 shows the test set-up with the upconverting mixer and IQ modulator connected in a transmit configuration. Refer to the demo board *DC365A Quick Start Guide* for detailed testing information.

RF Layout Tips:

- Use 50Ω impedance transmission lines up to the matching networks, use of a ground plane is a must.
- Keep the matching networks as close to the pins as possible.
- Surface mount 0402 outline (or smaller) parts are recommended to minimize parasitic inductances and capacitances.
- Isolate the MODOUT pin from the LO2 input by putting the LO2 transmission line on the bottom side of the board.
- The only ground connection is through the exposed pad on the bottom of the package. This exposed pad must be soldered to the board in such a way to get complete RF contact.
- Low impedance RF ground connections are essential and can only be obtained by one or more vias tying directly into the ground plane.
- V_{CC} lines must be decoupled with low impedance, broadband capacitors to prevent instability.
- Separate power supply lines should be used to isolate the MODIN signal and other stray signals from the MODOUT line. If possible, power planes should be used.
- Avoid use of long traces whenever possible. Long RF traces in particular can lead to signal radiation and degraded isolation, as well as higher losses.

APPLICATIONS INFORMATION



*Application Dependent Component Values

	1.2GHz Matching (Modulator Only)	1.9GHz Matching	2.4GHz Matching
L1	33nH	22nH	18nH
L2	12nH	5.6nH	2.7nH
L3	12nH	4.7nH	2.7nH
C2, C3, C7	39pF	15pF	8.2pF
C10	2.7pF	1.8pF	1.2pF
C23	n/a	1.5pF	1.5pF
R1	240Ω	390Ω	390Ω
C4	n/a	15pF	8.2pF
C5, C6	n/a	1.8pF	2.2pF
C9	n/a	15pF	2.7pF
C11	n/a	2.2pF	1.2pF
L4	n/a	6.8nH	4.7nH
L5, L6	n/a	5.6nH	2.2nH
T1	n/a	LDB15C101A1900	LDB15C500A2400

Figure 7. Evaluation Circuit Schematic for 1.2GHz, 1.9GHz and 2.4GHz Applications

APPLICATIONS INFORMATION





Figure 8. LT5503 Evaluation Board Layout



Figure 9. Test Set-Up for Upconverting Mixer and I/Q Modulator Transmit Chain Measurements.

PACKAGE DESCRIPTION

FE Package
20-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG # 05-08-1663)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT5502	400MHz Quadrature IF Demodulator with RSSI	