

L9218A/G Low-Cost Line Interface

Features

- Basic forward battery only SLIC functionality at a low cost
- Pin compatible with Agere Systems Inc. L9219 and L9217 SLIC
- Low active power (typical 138 mW during on-hook transmission)
- Low-power scan mode for low-power on-hook power dissipation (59 mW typical)
- Minimal external components
- Distortion-free on-hook transmission
- Convenient operating states:
 - Forward battery low current limit
 - Forward battery high current limit
 - Low-power scan
 - Disconnect (high impedance)
- Adjustable supervision functions:
 - Off-hook detector with hysteresis
 - Ring trip detector
- Logic controlled high and low current limit
- Two gain options to optimize codec interface
- Thermal protection with thermal shutdown indication

Description

This general-purpose electronic subscriber loop interface circuit (SLIC) is optimized for low cost, while still providing a satisfactory set of features.

The L9218 is pin-for-pin compatible with the Agere L9219 and L9217 SLICs.

The L9218 requires a 5 V power supply and single battery to operate. This is a forward battery only device. Additionally, a low-power scan mode, wherein all circuitry except the off-hook supervision is shut down to conserve power, is available.

Via the logic inputs, a low or high current limit may be selected. The low value is set via a single external resistor, and the high value is 1.4 times the low value.

Device overhead is fixed and is adequate for 3.14 dBm into 900 Ω of on-hook transmission.

Both the loop supervision and ring trip supervision functions are offered with user-controlled thresholds via external resistors.

The L9218 is offered with a receive gain that is optimized for interface to a first-generation type codec (L9218A). It is also offered with a gain option that is optimized for interface to a third- or fourth-generation type codec (L9218G); in both cases, minimizing external components required at this interface. In the receive direction, the device may be dc-coupled to a third-generation codec; no dc blocking capacitors are needed.


Data control is via a parallel data control scheme.

The device is available in a 28-pin PLCC package. It is built by using a 90 V complementary bipolar (CBIC) process.

Table of Contents

Contents	Page	Figure 6. Longitudinal PSRR	13
	9-	Figure 7. Longitudinal Balance	
Features	1	Figure 8. RFI Rejection	14
Description		Figure 9. Longitudinal Impedance	
Pin Information		Figure 10. ac Gains	14
Functional Description		Figure 11. Basic Loop Start Application Circuit	
Absolute Maximum Ratings	7	Using T7504-Type Codec	15
Recommended Operating Conditions		Figure 12. Basic Loop Start Application Circuit	
Electrical Characteristics		Using T8536-Type Codec	18
Ring Trip Requirements		Figure 13. Loop Current vs. Loop Voltage	20
Test Configurations		Figure 14. Off-Hook Detection Circuit	21
Applications		Figure 15. Ring Trip Equivalent Circuit and	
dc Applications		Equivalent Application	21
Battery Feed		Figure 16. ac Equivalent Circuit	24
Current Limit		Figure 17. Interface Circuit Using First-Generation	ı
Overhead Voltage		Codec (±5 V Battery)	
Loop Range		Figure 18. Interface Circuit Using First-Generation	ı
Off-Hook Detection		Codec (+5 V Only Codec)	26
Ring Trip Detection			
Longitudinal Balance			
ac Design		Tables P	age
Codec Types			
ac Interface Network		Table 1. Pin Descriptions	4
Example 1: Real Termination		Table 2. Input State Coding	6
(First-Generation Codec)	24	Table 3. Supervision Coding	6
Example 2: Complex Termination		Table 4. Power Supply	8
(First-Generation Codec)	25	Table 5. 2-Wire Port	9
Power Derating		Table 6. Analog Pin Characteristics	10
Pin-for-Pin Compatibility with L9217/19		Table 7. ac Feed Characteristics	11
PCB Layout Information		Table 8. Logic Inputs and Outputs	12
Outline Diagram		Table 9. Parts List for Loop Start Application	
28-Pin PLCC		Circuit Using T7504-Type Codec	16
Ordering Information		Table 10. 200 Ω + 680 Ω 0.1 μ F First-Generation	1
•		Codec Design Parameters	17
		Table 11. Parts List for Loop Start Application	
Figures	Page	Circuit Using T8536-Type Codec	19
Figure 1. Functional Diagram	3		
Figure 2. 28-Pin PLCC			
Figure 3. Ring Trip Circuits			
Figure 4. L9218 Basic Test Circuit			
Figure 5 Metallic PSRR			


Description (continued)



12-3557D (F)

Figure 1. Functional Diagram

Pin Information



12-3552 (F)

Figure 2. 28-Pin PLCC

Table 1. Pin Descriptions

PLCC	Symbol	Туре	Description
1	IPROG	I	Current-Limit Program Input. A resistor to DCOUT sets the dc current limit of the device.
4	Vcc	_	5 V Power Supply.
5	RCVP	I	Receive ac Signal Input (Noninverting). This high-impedance input controls the ac differential voltage on tip and ring.
6	RCVN	I	Receive ac Signal Input (Inverting). This high-impedance input controls the ac differential voltage on tip and ring.
7	LCTH	I	Loop Closure Threshold Input. Connect a resistor to VTX to set off-hook threshold.

Pin Information (continued)

Table 1. Pin Descriptions (continued) .

PLCC	Symbol	Туре	Description
8	DCOUT	0	dc Output Voltage. This output is a voltage that is directly proportional to the absolute value of the differential tip/ring current.
9	VBAT	ı	Battery Supply. Negative high-voltage power supply.
10	PR	I/O	Protected Ring. The output of the ring driver amplifier and input to loop sensing circuitry. Connect to the loop through overvoltage protection.
11	CF2		Filter Capacitor 2. Connect a 0.1 μF capacitor from this pin to AGND.
12	CF1	l	Filter Capacitor 1. Connect a 0.47 μF capacitor from this pin to pin CF2.
13	B2/NC	1	Dummy Pin. Used for exact pin-for-pin compatibility with L9219. There is no physical connection to this pin, however, it may be connected to the B2 control latch to get an exact PWB footprint match with L9219.
14	B1	I	State Control Input. B0 and B1 determine the state of the SLIC. See Table 2. Pin B1 has an internal pull-down.
15	В0	I	State Control Input. B0 and B1 determine the state of the SLIC. See Table 2. Pin B0 has an internal pull-down.
16	AGND	_	Analog Signal Ground.
17	BGND	_	Battery Ground. Ground return for the battery supply.
18	PT	I/O	Protected Tip. The outut of the tip driver amplifier and input to loop-sensing circuitry. Connect to loop through overvoltage protection.
19	RTSN	I	Ring Trip Sense Negative. Connect this pin to the ringing generator signal through a high-value resistor.
20	RTSP	I	Ring Trip Sense Positive. Connect this pin to the ring relay and the ringer series resistor through a high-value resistor.
22	NSTAT	0	Loop Detector Output/Ring Trip Detector Output. When low, this logic output indicates that an off-hook condition exists or that ringing is tripped.
23	VITR	0	Transmit ac Output Voltage. This output is a voltage that is directly proportional to the differential tip/ring current.
24	TXI	_	ac/dc Separation. Connect a 0.1 μF capacitor from this point to VTX.
25	VTX	0	Transmit ac/dc Output Voltage. This output is a voltage that is directly proportional to the differential tip/ring current.
26	TG	_	Transmit Gain. Connect a 8.06 k Ω from TG to VTX to set the transmit gain of the SLIC.
27	TSD	0	Thermal Shutdown. When high, this logic output indicates the device is in thermal shutdown.
2, 3, 21, 28	NC	_	No Connect.

Functional Description

Table 2. Input State Coding

В0	B1	State/Definition
1	1	Powerup, Forward Battery. Normal talk and battery feed state. Pin PT is positive with respect to PR. On-hook transmission is enabled. Low current limit is selected.
1	0	Powerup, Forward Battery. Normal talk and battery feed state. Pin PT is positive with respect to PR. On-hook transmission is enabled. High current limit is selected.
0	0	Disconnect. The tip and ring amplifiers are turned off, and the SLIC goes to a high-impedance state $(>100 \text{ k}\Omega)$. Supervision outputs read on hook. Device will power up in this state.
0	1	Low-Power Scan. Except for off-hook detection, all circuits are shut down to conserve power. Pin PT is positive with respect to pin PR. On-hook transmission is disabled.

Table 3. Supervision Coding

NSTAT	TSD
0 = off-hook or ring trip.	0 = Normal device operation.
1 = on-hook and no ring trip.	1 = Device is in thermal shutdown.

Absolute Maximum Ratings (at TA = 25 °C)

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Тур	Max	Unit
5 V Power Supply	Vcc	_	_	7.0	V
Battery (talking) Supply	VBAT	_	_	-75	V
Logic Input Voltage	_	-0.5	_	7.0	V
Analog Input Voltage	_	-7.0	_	7.0	V
Maximum Junction Temperature	TJ	150	_	_	°C
Storage Temperature Range	Tstg	-40	_	125	°C
Relative Humidity Range	Rн	5	_	95	%
Ground Potential Difference (BGND to AGND)	_	_	±3	_	V
PT or PR Fault Voltage (dc)	VPT, VPR	VBAT – 5	_	3	V
PT or PR Fault Voltage (10 x 1000 μs)	VPT, VPR	VBAT – 15	_	15	V
Current into Ring Trip Inputs	IRTSP, IRTSN	_	±240		μΑ

Note: The IC can be damaged unless all ground connections are applied before, and removed after, all other connections. Furthermore, when powering the device, the user must guarantee that no external potential creates a voltage on any pin of the device that exceeds the device ratings. Some of the known examples of conditions that cause such potentials during powerup are the following:

- 1. An inductor connected to tip and ring can force an overvoltage on VBAT through the protection devices if the VBAT connection chatters.
- 2. Inductance in the VBAT lead could resonate with the VBAT filter capacitor to cause a destructive overvoltage.

Recommended Operating Conditions

Parameter	Min	Тур	Max	Unit
Ambient Temperature	-40	_	85	°C
Vcc Supply Voltage	4.75	5.0	5.25	V
VBAT Supply Voltage	-24	-48	-70	V

Electrical Characteristics

Minimum and maximum values are testing requirements in the temperature range of 25 °C to 85 °C and battery range of –24 V to –70 V. These minimum and maximum values are guaranteed to –40 °C based on component simulations and design verification of samples, but devices are not tested to –40 °C in production. The test circuit shown in Figure 4 is used, unless otherwise noted. Positive currents flow into the device.

Typical values are characteristics of the device design at 25 °C based on engineering evaluations and are not part of the test requirements. Supply values used for typical characterization are Vcc = 5.0 V, VBAT = -48 V, unless otherwise noted.

Table 4. Power Supply

Parameter	Min	Тур	Max	Unit
Power Supply—Powerup, No Loop Current:				
Icc		4.6	5.6	mΑ
$IBAT \; (VBAT = -48 \; V)$	_	-2.4	-2.7	mΑ
Power Dissipation (VBAT = -48 V)		138	158	mW
Power Supply—Scan, No Loop Current:				
Icc	_	2.8	3.8	mΑ
IBAT (VBAT = -48 V)	_	-0.8	-1.0	mA
Power Dissipation (VBAT = -48 V)		52	67	mW
Power Supply—Disconnect, No Loop Current:				
Icc	_	1.6	_	mΑ
IBAT (VBAT = -48 V)	_	-0.12	_	mΑ
Power Dissipation (VBAT = -48 V)		14	_	mW
Power Supply Rejection 500 Hz to 3 kHz				
(See Figure 5 and Figure 6) ¹ :				
Vcc	30	_	_	dB
VBAT	40	_	_	dB
Thermal Protection Shutdown (Tjc) ³	150	165	_	°C

^{1.} This parameter is not tested in production. It is guaranteed by design and device characterization.

Careful thermal design as a function of maximum battery, loop length, maximum ambient temperature package thermal resistance, airflow, PCB board layers, and other related parameters must ensure thermal shutdown temperature is not exceeded under normal use conditions.

^{3.} Airflow, PCB board layers, and other factors can greatly affect this parameter.

Table 5. 2-Wire Port

Parameter	Min	Тур	Max	Unit
Tip or Ring Drive Current = dc + Longitudinal + Signal Currents	80	_	_	mA
Signal Current	15	_	_	mArms
Longitudinal Current Capability per Wire ¹	8.5	15	_	mArms
dc Loop Current Limit ² : Allowed Range Including Tolerance ³ Accuracy (RLOOP = 100 Ω , VBAT = -48 V)	15 —	 ±5	45 —	mA %
Powerup Open Loop Voltage Levels: Common-mode Voltage Differential Voltage VBAT = -48 V ⁴ (Gain = 2) Differential Voltage VBAT = -48 V ⁴ (Gain = 7.86)	— VBAT + 7.5 VBAT + 8.0	VBAT/2 VBAT + 6.5 VBAT + 6.5	— VBAT + 5.9 VBAT + 5.9	V V V
Disconnect State: Leakage	_	10	150	μΑ
dc Feed Resistance (for ILOOP below regulation level) (does not include protection resistor)	_	80	100	Ω
Loop Resistance Range (–3.17 dBm overload into 900 Ω ; not including protection): ILOOP = 20 mA at VBAT = –48 V	1800	_	_	Ω
Longitudinal to Metallic Balance—IEEE ⁵ Std. 455 (See Figure 7) ⁶ : 200 Hz to 3400 Hz	58	61	_	dB
Metallic to Longitudinal Balance: 200 Hz to 4 kHz	46	_		dB
RFI Rejection (See Figure 8) 3 , 0.5 Vrms, 50 Ω Source, 30% AM Mod 1 kHz: 500 kHz to 100 MHz	_	 _55	 _45	— dBV

^{1.} The longitudinal current is independent of dc loop current.

^{2.} Current-limit ILIM is programmed by a resistor, RPROG, from pin IPROG to DCOUT. ILIM is specified at the loop resistance where current limiting begins (see Figure 13).

^{3.} This parameter is not tested in production. It is guaranteed by design and device characterization.

 ^{4.} Specification is reduced to |VBAT1 + 10.5 V| minimum when VBAT1 = -70 V at 85 °C.
 5. IEEE is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.

^{6.} Longitudinal balance of circuit card will depend on loop series protection resistor matching and magnitude. More information is available in the Applications section of this document.

Table 6. Analog Pin Characteristics

Parameter	Min	Тур	Max	Unit
Differential PT/PR Current Sense (DCOUT):				
Gain (PT/PR to DCOUT)	121	125	129	V/A
Offset Voltage at ILOOP = 0	-200	_	200	mV
Loop Closure Detector Threshold (RLCTH = 22.1 k Ω) ¹ :				
On- to Off-hook Threshold (scan mode)	8.8	_	13.6	mA
Off- to On-hook Threshold (active mode)	6.0	_	10.2	mA
Ring Trip Comparator:				
Input Offset Voltage ²		±10	_	mV
Internal Voltage Source	-8.7	-8.2	-7.7	V
Current at Input RTSP ³	In - 0.5	In	In + 0.6	μΑ
RCVN, RCVP:				
Input Bias Current		-0.2	– 1	μΑ
Input Resistance	_	1	_	$M\Omega$

^{1.} Loop closure threshold is programmed by resistor RLCTH from pin LCTH to pin DCOUT. The programming equation or relationship between off-hook threshold and resistor value is different for active mode versus scan mode (see Applications section for more details).

^{2.} This parameter is not tested in production. It is guaranteed by design and device characterization. 3. In is the sourcing current at RTSN. Guaranteed if In is within 5 μ A to 30 μ A.

Table 7. ac Feed Characteristics

Parameter	Min	Тур	Max	Unit
ac Termination Impedance ¹	150	_	1300	Ω
Longitudinal Impedance at PT/PR ²	_	0	_	Ω
Total Harmonic Distortion—200 Hz to 4 kHz ² : Off-hook On-hook	_ _		0.3 1.0	% %
Transmit Gain, f = 1 kHz (PT/PR to VITR) (current limit)	-391	-403	-4 15	V/A
L9218A, Open Loop: Receive + Gain, f = 1 kHz (RCVP to PT/PR) ³ Receive - Gain, f = 1 kHz (RCVN to PT/PR) ³ L9218G, Open Loop: Receive + Gain, f = 1 kHz (RCVP to PT/PR) ⁴ Receive - Gain, f = 1 kHz (RCVN to PT/PR) ⁴	7.62 -7.62 1.94 -1.94	7.86 -7.86 2.00 -2.00	8.09 -8.09 2.06 -2.06	
Gain vs. Frequency (transmit and receive) (600 Ω termination; reference 1 kHz²): 200 Hz to 300 Hz 300 Hz to 3.4 kHz 3.4 kHz to 16 kHz 16 kHz to 266 kHz	-1.00 -0.3 -3.0	0.0 0.0 -0.1 	0.05 0.05 0.3 2.5	dB dB dB dB
Gain vs. Level (transmit and receive)(reference 0 dBV ²): -55 dB to +3 dB	-0.05	0	0.05	dB
2-Wire Idle-channel Noise (600 Ω termination): Psophometric ² C-message 3 kHz Flat ²	_ _ _	-87 2 10	-77 12 20	dBmp dBrnC dBrn
Transmit Idle-channel Noise: Psophometric ² C-message 3 kHz Flat ²	_ _ _	-82 7 15	-77 12 20	dBmp dBrnC dBrn

With a first-generation codec, this parameter is set by external components. Any complex impedance R1 + R2 || C between 150 Ω and 1300 Ω can be synthesized. With a third-generation codec, this parameter is set by codec or by a combination of codec and external network.
 This parameter is not tested in production. It is guaranteed by design and device characterization.
 Use this gain option with a first-generation or third-generation codec.
 Use this gain option with an Agere third-generation codec.

Table 8. Logic Inputs and Outputs

All outputs are open collectors with internal, 30 k Ω pull-down resistor. Input pins have internal pull-down or some way to power up in disconnect state.

Parameter	Symbol	Min	Тур	Max	Unit
Input Voltages: Low Level (permissible range) High Level (permissible range)	VIL VIH	-0.5 2.0	0.4 2.4	0.7 Vcc	< <
Input Currents: Low Level (Vcc = 5.25 V, Vı = 0.4 V) High Level (Vcc = 5.25 V, Vı = 2.4 V)	IIL IIH	0 +10	+4 +24	+10 +50	μΑ μΑ
Output Voltages (open collector with internal pull-up resistor): Low Level (Vcc = 4.75 V, IoL = 200 μ A) High Level (Vcc = 4.75 V, IoH = -20 μ A)	Vol Voh	0 2.4	0.2	0.4 Vcc	V

Ring Trip Requirements

- Ringing signal:
 - Voltage, minimum 35 Vrms, maximum 100 Vrms.
 - Frequency, 17 Hz to 33 Hz.
 - Crest factor, 1.2 to 1.6.
- Ring trip:
 - ≤100 ms (typical).
- Pretrip:
 - The circuits in Figure 3 will not cause ring trip.




Figure 3. Ring Trip Circuits

12-2572f(F)

Test Configurations




Figure 4. L9218 Basic Test Circuit




Figure 5. Metallic PSRR

Figure 6. Longitudinal PSRR

Test Configurations (continued)




Figure 7. Longitudinal Balance






Figure 9. Longitudinal Impedance



Vs = 0.5 Vrms 30% AM 1 kHz MODULATION, f = 500 kHz—1 MHz DEVICE IN POWERUP MODE, 600 Ω TERMINATION

Figure 8. RFI Rejection



12-2587.e (F)

Figure 10. ac Gains

^{*} HP is a registered trademark of Hewlett-Packard Company.

Applications

A basic loop start reference circuit, using bused ringing with the L9218 SLIC and T7504 first-generation codec, is shown in Figure 11. This circuit is designed for a 200 Ω + 680 Ω || 0.1 μ F complex termination impedance and transhybrid. Transmit gain is set at 0 dBm and receive gain is set at –7 dBm.




Figure 11. Basic Loop Start Application Circuit Using T7504-Type Codec

Table 9. Parts List for Loop Start Application Circuit Using T7504-Type Codec


Name	Value	Function			
Integrated Circuits	Integrated Circuits				
SLIC	L9218	Subscriber loop interface circuit (SLIC).			
Protector	Agere L7591	Secondary protection.			
Ringing Relay	Agere L7581/2/3 or EMR	Switches ringing signals.			
Codec	T7504	First-generation codec.			
Overvoltage Protection					
Rрт	50 Ω, Fusible	Protection resistor.			
RPR	50 Ω, Fusible	Protection resistor.			
Power Supply					
Сват1	0.1 μF, 20%, 100 V	VBAT filter capacitor.			
Ccc	0.1 μF, 20%, 10 V	Vcc filter capacitor.			
CF1	0.47 μF, 20%, 100 V	With CF2, improves idle-channel noise.			
CF2	0.1 μF, 20%, 100 V	With C _{F1} , improves idle-channel noise.			
dc Profile					
RPROG	35.7 kΩ, 1%, 1/16 W	Sets dc loop current limit.			
ac Characteristics					
Св1	0.47 μF, 20%, 10 V	ac/dc separation capacitor.			
C _{B2}	0.47 μF, 20%, 10 V	ac/dc separation capacitor.			
R _{T1}	71.5 kΩ, 1%, 1/16 W	With RgP and RRCv, sets ac termination impedance.			
Rrcv	137 kΩ, 1%, 1/16 W	With Rgp and Rt1, sets receive gain.			
Rgp	30.1 kΩ, 1%, 1/16 W	With RT1 and RRCV, sets ac termination impedance			
		and receive gain.			
RT2	80.6 kΩ, 1%, 1/16 W	With Rx, sets transmit gain in codec.			
Rx	158 kΩ, 1%, 1/16 W	With RT2, sets transmit gain in codec.			
Rнв1	357 kΩ, 1%, 1/16W	Sets hybrid balance.			
CGS	6.8 nF, 10%, 10 V	With RGS, provides gain shaping for termination			
		impedance matching.			
Rgs	2.37 kΩ, 1%, 1/16 W	With Cgs, provides gain shaping for termination			
<u> </u>	0.001.0.40/.4/40.34/	impedance matching.			
R _{GP1}	8.06 kΩ, 1%, 1/16 W	Sets transmit gain of SLIC.			
Cn	0.1 nF, 20%, 10 V	With R _{N1} and R _{N2} high frequency compensation.			
R _{N1}	143 kΩ, 1%, 1/16 W	With C _N and R _{N2} high frequency compensation.			
R _{N2}	18.2 kΩ, 1%, 1/16 W	With R _{N1} and C _N high frequency compensation.			
Supervision	T00 4 1 0 407 4/40 M				
Rьстн	22.1 kΩ, 1%, 1/16 W	Sets loop closure (off-hook) threshold.			
RTS1	402 Ω, 5%, 2 W	Ringing source series resistor.			
CRTS1	0.015 μF, 20%, 10 V	With RTSN, RTSP, forms filter pole.			
Rtsn	3.32 MΩ, 1%, 1/16 W	With RTSP, sets threshold.			
RTSP	2.94 MΩ, 1%, 1/16 W	With CRTS1, RTSN, sets threshold.			

Table 10 shows the design parameters of the application circuit shown in Figure 11. Components that are adjusted to program these values are also shown.

Table 10. 200 Ω + 680 Ω \parallel 0.1 μF First-Generation Codec Design Parameters

Design Parameter	Parameter Value	Components Adjusted
Loop Closure Threshold	10 mA	Rьстн
dc Loop Current Limit	20 mA	Rprog
2-wire Signal Overload Level	3.14 dBm	_
ac Termination Impedance	200 Ω + 680 Ω 0.1 μF	Rt1, Rgp, Rrcv, Rgp1, Rgs, Cgs
Hybrid Balance Line Impedance	200 Ω + 680 Ω 0.1 μF	Rнв1
Transmit Gain	0 dBm	Rt2, Rx, Rn1, Rn2, Cn
Receive Gain	−7 dBm	RRCV, RGP, RT1

A basic loop start reference circuit, using bused ringing with the L9218 SLIC and T8536 third-generation codec, is shown in Figure 12.



^{*} Optional nonfunctional connection for exact footprint match with L9219.

Figure 12. Basic Loop Start Application Circuit Using T8536-Type Codec

Table 11. Parts List for Loop Start Application Circuit Using T8536-Type Codec

Name	Value	Function		
Integrated Circuits				
SLIC	L9218	Subscriber loop interface circuit (SLIC).		
Protector	Agere L7591	Secondary protection.		
Ringing Relay	Agere L7581/2/3 or EMR	Switches ringing signals.		
Codec	T8536	Third-generation codec.		
Overvoltage Protection	1			
Rpt	50 Ω, Fusible	Protection resistor.		
Rpr	50 Ω, Fusible	Protection resistor.		
Power Supply				
Сват1	0.1 μF, 20%, 100 V	VBAT filter capacitor.		
Ccc	0.1 μF, 20%, 10 V	Vcc filter capacitor.		
CF1	0.47 μF, 20%, 100 V	With CF2, improves idle-channel noise.		
CF2	0.1 μF, 20%, 100 V	With C _{F1} , improves idle-channel noise.		
dc Profile		·		
Rprog	35.7 kΩ, 1%, 1/16 W	Sets dc loop current limit.		
ac Characteristics				
Свз	0.1 μF, 20%, 10 V	ac/dc separation capacitor.		
R _{GP1}	8.06 kΩ, 1%, 1/16 W	Sets transmit gain of SLIC.		
Rcin	20 MΩ, 5%, 1/16 W	dc bias.		
Supervision		·		
Rьстн	22.1 kΩ, 1%, 1/16 W	Sets loop closure (off-hook) threshold.		
RTS1	510 Ω, 5%, 2 W	Ringing source series resistor.		
CRTS1	0.015 μF, 20%, 10 V	With RTSN and RTSP, forms second 2 Hz filter pole.		
Rtsn	3.4 MΩ, 1%, 1/16 W	With RTSP, sets threshold.		
RTSP	2.94 MΩ, 1%, 1/16 W	With RTSN, sets threshold.		

dc Applications

Battery Feed

The dc feed characteristic can be described by:

$$V_{T/R} = \frac{(|V_{BAT}| - V_{OH}) \times R_L}{R_L + 2R_P + R_{dc}}$$

$$IL = \frac{|V_{BAT}| - V_{OH}}{R_{L} + 2R_{P} + R_{dG}}$$

where:

IL = dc loop current.

 $V_{T/R} = dc loop voltage.$

|VBAT| = battery voltage magnitude.


Voh = overhead voltage. This is the difference between the battery voltage and the open loop tip/ring voltage.

 R_L = loop resistance, not including protection resistors.

RP = protection resistor value.

Rdc = SLIC internal dc feed resistance.

The design begins by drawing the desired dc template. An example is shown in Figure 13.



12-3050.i (F)

Notes: VBAT = -48 V. ILIM = 22 mA. $Rdc1 = 115 \Omega.$

Figure 13. Loop Current vs. Loop Voltage

Starting from the on-hook condition and going through to a short circuit, the curve passes through two regions:

Region 1: On-hook and low-loop currents. The slope corresponds to the dc resistance of the SLIC, Rdc1 (70 Ω typical). The open circuit voltage is the battery voltage less the overhead voltage of the device, VoH (6.5 V typical). These values are suitable for most applications, but can be adjusted if needed.

Region 2: Current limit. The dc current is limited to a starting value determined by external resistor RPROG, an internal current source, and the gain from tip/ring to pin DCOUT.

Current Limit

With the B0/B1 logic inputs set to 11 (low current limit), current limit with a 100 Ω load is given by the equation:

0.637 Rprog (k
$$\Omega$$
) + 2 mA= ILIM x (mA)

The relationship between low current limit (B0 = 1, B1 = 1) and high current limit (B0 = 1, B1 = 0) is

$$\frac{\text{ILIMIT}(\text{Low})}{\text{ILIMIT}(\text{High})} = 0.7$$

Overhead Voltage

In order to drive an on-hook ac signal, the SLIC must set up the tip and ring voltage to a value less than the battery voltage. The amount that the open loop voltage is decreased relative to the battery is referred to as the overhead voltage, expressed as an equation:

$$VOH = |VBAT| - (VPT - VPR)$$

Without this buffer voltage, amplifier saturation will occur and the signal will be clipped. The L9218 is automatically set at the factory to allow undistorted on-hook transmission of a 3.14 dBm signal into a 900 Ω loop impedance.

Loop Range

The equation below can be rearranged to provide the loop range for a required loop current:

$$RL = \frac{|V_{BAT}| - V_{OH}}{I_L} - 2R_P - R_{DC}$$

dc Applications (continued)

Off-Hook Detection

The loop closure comparator has built-in longitudinal rejection, eliminating the need for an external 60 Hz filter. The loop closure detection threshold is set by resistor RLCTH. The supervision output bit NSTAT is high in an on-hook condition. The off-hook comparator goes low during an off-hook condition:

ITR (mA) = 0.4167 RLCTH (k
$$\Omega$$
) – 1.9 mA ACTIVE off-hook to on-hook ITR (mA) = 0.4167 RLCTH (k Ω) + 2.7 mA SCAN on-hook to off-hook




Figure 14. Off-Hook Detection Circuit

Ring Trip Detection

The ring trip circuit is a comparator that has a special input section optimized for this application. The equivalent circuit is shown in Figure 15, along with its use in an application using unbalanced, battery-backed ringing.




Figure 15. Ring Trip Equivalent Circuit and Equivalent Application

Ring trip detection threshold is given by the following equation:

$$I_{TH}\left(mA\right) = \ \frac{\left[RTSN(M\Omega) + 0.015 - RTSP(M\Omega)\right] \times \left[\left|V_{BAT}\right| - 8.4\right] \times 1000}{\left[RTSN(M\Omega) + 0.015\right] \times Rs}$$

Longitudinal Balance

The SLIC is graded to certain longitudinal balance specifications. The numbers are guaranteed by testing (Figure 5 and Figure 8). However, for specific applications, the longitudinal balance may also be determined by termination impedance, protection resistance, and especially by the mismatch between protection resistors at tip and ring. This can be illustrated by the following equation:

$$LB = 20 \times log \frac{(368 + RP) \times (368 + ZT - RP)}{368 \times (2 \times [ZT - 2 \times RP] \times \Delta + \epsilon)}$$

where:

LB: longitudinal balance.

RP: protection resistor value in Ω .

ZT: magnitude of the termination impedance in Ω .

 ϵ : protection resistor mismatch in Ω .

Δ: SLIC internal tip/ring sensing mismatch.

The Δ can be calculated using the above equation with these exceptions: ϵ = 0, ZT = 600 Ω , RP = 100 Ω , and the longitudinal balance specification on a specific code.

Now with Δ available, the equation will predict the actual longitudinal balance for RP, ZT, and ϵ .

Be aware that ZT may vary with frequency for complex impedance applications.

ac Design

Codec Types

At this point in the design, the codec needs to be selected. The interface network between the SLIC and codec can then be designed. There are four key ac design parameters. **Termination impedance** is the impedance looking into the 2-wire port of the line card. It is set to match the impedance of the telephone loop in order to minimize echo return to the telephone set. **Transmit gain** is measured from the 2-wire port to the PCM highway, while **receive gain** is done from the PCM highway to the transmit port. Finally, the **hybrid balance** network cancels the unwanted amount of the receive signal that appears at the transmit port.

Below is a brief codec feature summary.

First-Generation Codecs. These perform the basic filtering, A/D (transmit), D/A (receive), and μ -law/A-law companding. They all have an op amp in front of the A/D converter for transmit gain setting and hybrid balance (cancellation at the summing node). Depending on the type, some have differential analog input stages, differential analog output stages, 5 V only or ± 5 V operation, and μ -law/A-law selectability. These are available in single and quad designs. This type of codec requires continuous time analog filtering via external resistor/capacitor networks to set the ac design parameters. An example of this type of codec is the Agere T7504 quad 5 V only codec.

This type of codec tends to be the most economical in terms of piece part price, but tends to require more external components than a third-generation codec. Further, ac parameters are fixed by the external R/C network, so software control of ac parameters is difficult.

Third-Generation Codecs. This class of devices includes all ac parameters set digitally under microprocessor control. Depending on the device, it may or may not have data control latches. Additional functionality sometimes offered includes tone plant generation and reception, TTX generation, test algorithms, and echo cancellation. Again, this type of codec may be 5 V only or ± 5 V operation, single quad or 16-channel, and μ -law/A-law or 16-bit linear coding selectable. Examples of this type of codec are the Agere T8535/6 (5 V only, quad, standard features), T8533/4 (5 V only, quad with echo-cancellation), and the T8531/36 (5 V only 16-channel with self-test).

ac Design (continued)

ac Interface Network

The ac interface network between the L9218 and the codec will vary depending on the codec selected. With a first-generation codec, the interface between the L9218 and codec actually sets the ac parameters. With a third-generation codec, all ac parameters are set digitally, internal to the codec; thus, the interface between the L9218 and this type of codec is designed to avoid overload at the codec input in the transmit direction, and to optimize signal-to-noise ratio (S/N) in the receive direction.

Because the design requirements are very different with a first- or third-generation codec, the L9218 is offered with two different receive gains. Each receive gain was chosen to optimize, in terms of external components required, the ac interface between the L9218 and codec.

With a first-generation codec, the termination impedance is set by providing gain shaping through a feedback network from the SLIC VITR output to the SLIC RCVN/RCVP inputs. The L9218 provides a transconductance from T/R to VITR in the transmit direction and a single-ended to differential gain in the receive direction from either RCVN or RCVP to T/R. Assuming a short from VITR to RCVN or RCVP, the maximum impedance that is seen looking into the SLIC is the product of the SLIC transconductance times the SLIC receive gain, plus the protection resistors. The various specified termination impedance can range over the voiceband as low as 300 Ω up to over 1000 $\Omega.$ Thus, if the SLIC gains are too low, it will be impossible to synthesize the higher termination impedances. Furthermore, the termination that is achieved will be far less than what is calculated by assuming a short for SLIC output to SLIC input. In the receive direction, in order to control echo, the gain is typically a loss, which requires a loss network at the SLIC RCVN/RCVP inputs, which will reduce the amount of gain that is available for termination impedance. For this reason, a high-gain SLIC is required with a first-generation codec.

With a third-generation codec, the line card designer has different concerns. To design the ac interface, the designer must first decide upon all termination impedance, hybrid balances, and transmission-level points (TLP) requirements that the line card must meet. In the transmit direction, the only concern is that the SLIC does not provide a signal that is too hot and overloads the codec input. Thus, for the highest TLP that is being designed to, given the SLIC gain, the designer, as a function of voiceband frequency, must ensure that the codec is not overloaded. With a given TLP and a given SLIC gain, if the signal will cause a codec overload, the designer must insert some sort of loss, typically a resistor divider, between the SLIC output and codec input.

In the receive direction, the issue is to optimize S/N. Again, the designer must consider all the considered TLPs. The idea is, for all desired TLPs, to run the codec at or as close as possible to its maximum output signal, to optimize the S/N. Remember noise floor is constant, so the hotter the signal from the codec, the better the S/N. The problem is, if the codec is feeding a high-gain SLIC, either an external resistor divider is needed to knock the gain down to meet the TLP requirements, or the codec is not operating near maximum signal levels, thus compromising the S/N.

It appears the solution is to have a SLIC with a low gain, especially in the receive direction. This will allow the codec to operate near its maximum output signal (to optimize S/N), without an external resistor divider (to minimize cost).

Note also that some third-generation codecs require the designer to provide an inherent resistive termination via external networks. The codec will then provide gain shaping, as a function of frequency to meet the return loss requirements. Further stability issues may add external components or excessive ground plane requirements to the design.

To meet the unique requirements of both types of codecs, the L9218 offers two receive gain choices. These receive gains are mask-programmable at the factory and are offered as two different code variations. For interface with a first-generation codec, the L9218A is offered with a receive gain of 7.86. For interface with a third-generation codec, the L9218G is offered with a receive gain of 2. In either case, the transconductance in the transmit direction, or the transmit gain is 403 Ω .

ac Design (continued)

Example 1: Real Termination (First-Generation Codec)

ac equivalent circuits for real termination using a T7504 codec is shown in Figure 15.




Figure 16. ac Equivalent Circuit

The following design equations refer to the circuit in Figure 16. Use these to synthesize real termination impedance.

Termination Impedance:

$$ZT = \frac{VT/R}{-IT/R}$$

$$ZT = 2R_P + \frac{3168}{1 + \frac{RT_3}{R_{GP}} + \frac{RT_3}{R_{RCV}}}$$

Receive Gain:

$$g_{rcv} = \frac{V_{T/R}}{V_{fr}}$$

$$g_{rcv} = \frac{7.86}{\left(1 + \frac{R_{RCV}}{R_{T3}} + \frac{R_{RCV}}{R_{GP}}\right)\left(1 + \frac{Z_T}{Z_{T/R}}\right)}$$

Transmit Gain:

$$g_{tx} = \frac{V_{GSX}}{V_{T/R}}$$

$$g_{tx} = \frac{Rx}{R\tau_6} x \frac{403}{Z\tau}$$

Hybrid Balance:

$$h_{bal} = 20log \frac{V_{GSX}}{V_{T/R}}$$

To optimize the hybrid balance, the sum of the currents at the VFX input of the codec op amp should be set to 0. The following expressions assume the test network is the same as the termination impedance.

$$RHB = \frac{Rx}{gtx \times grcv}$$

$$hbal = 20log \left(\frac{Rx}{RHB} - gtx \times grcv \right)$$

ac Design (continued)

Example 2: Complex Termination (First-Generation Codec)

Below are design equations for complex termination (see Figure 17 and Figure 18).

$$Z_T = R_{T1} + R_{T2} \parallel C_T$$

$$R_{T1} = 2R_P + \frac{7.86}{201.2} \bullet \left(\frac{1}{1 + \frac{R_{T3}}{R_{GP}} + \frac{R_{T3}}{R_{RCV}}} - \frac{1}{1 + \frac{R_{N1}}{R_{N2}}} \right) R_{TGP} || R_{TGS}$$

$$R_{T2} = \frac{7.86}{201.2} \bullet \left(\frac{R_{TGP}/R_{TGS}}{1 + \frac{R_{T3}}{R_{GP}} + \frac{R_{T3}}{R_{RCV}}} + \frac{1}{1 + \frac{R_{N1}}{R_{N2}}} \right) R_{TGP} \parallel R_{TGS}$$

$$\frac{1}{\text{CT}} = \frac{7.86}{201.2} \left(\frac{1}{\text{CN1}} \frac{\text{RN2}}{(\text{RN1} + \text{RN2})^2} \text{RTGP} \parallel \text{RTGS} + \frac{1}{\text{CTG}} \bullet \left(\frac{\text{RTGP}}{\text{RTGP} + \text{RTGS}} \right)^2 \bullet \left(\frac{1}{1 + \frac{\text{RT3}}{\text{RGP}} + \frac{\text{RT3}}{\text{RRCV}}} - \frac{1}{1 + \frac{\text{RN1}}{\text{RN2}}} \right) \right) + \frac{1}{1 + \frac{\text{RN1}}{\text{RN2}}} \left(\frac{1}{1 + \frac{\text{RN3}}{\text{RNS}}} + \frac{1}{1 + \frac{\text{RN3}}{\text{RNS}}} - \frac{1}{1 + \frac{\text{RN1}}{\text{RN2}}} \right) \right) + \frac{1}{1 + \frac{\text{RN3}}{\text{RNS}}} \left(\frac{1}{1 + \frac{\text{RN3}}{\text{RNS}}} + \frac{1}{1 + \frac{\text{RN3}}{\text{RNS}}} - \frac{1}{1 + \frac{\text{RN3}}{\text{RNS}}} - \frac{1}{1 + \frac{\text{RN3}}{\text{RNS}}} \right) \right)$$

$$g_{tx} = \frac{Rx}{R_{T6}} \frac{1}{201.2} \frac{Z_{TG}}{Z_{T}}$$

$$grcv = \frac{7.86}{1 + \frac{RRCV}{RT3} + \frac{RRCV}{RGP}} \times \frac{1}{1 + \frac{ZT}{ZT/R}}$$

$$h_{bal} = 20log \; \left(\frac{Rx}{R_{HB}} - g_{tx} \times g_{rcv} \right)$$

where:

$$Z_{T/R} = R_1 + R_2 || C$$

RTGP =
$$8.06 \text{ k}\Omega$$

$$RTGS = \frac{R_1}{R_2} RTGP$$

$$CG = \frac{R_2^2}{R_{TGP}(R_1 + R_2)} \times C$$

and

$$C_NR_{N2} = \frac{2R_P}{3168} C_G R_{TGP}$$

$$R_{N1} = R_{N2} \frac{(3168)}{2R_P} \left(\frac{R_{TGS}}{R_{TGP}} \right) - 1$$

The equations above do not include the blocking capacitors.

5-6401J(F)

5-6400N(F)

Applications (continued)

ac Design (continued)

Example 2: Complex Termination (First-Generation Codec) (continued)




Figure 17. Interface Circuit Using First-Generation Codec (±5 V Battery)




Figure 18. Interface Circuit Using First-Generation Codec (+5 V Only Codec)

Power Derating

Operating temperature range, maximum current limit, maximum battery voltage, minimum dc loop, and protection resistor values will influence the overall thermal performance. This section shows the relevant design equations and considerations in evaluating the SLIC thermal performance.

Consider the L9218 SLIC in a 28-pin PLCC package. The still-air thermal resistance on a 2-layer board is typically 43 °C/W.

The SLIC will enter the thermal shutdown state at a minimum of 150 °C. The thermal shutdown design should ensure that the SLIC temperature does not reach 150 °C under normal operating conditions.

Assume a maximum ambient operating temperature of 85 °C, a maximum current limit of 25 mA (including tolerance), and a maximum battery of –52 V. Further, assume a (worst-case) minimum dc loop of 200 Ω , and that 50 Ω protection resistors are used at both tip and ring.

1. TTSD - TAMBIENT(max) = allowed thermal rise.

2. Allowed thermal rise = package thermal impedance ● SLIC power dissipation.

65 °C = 43 °C/W ● SLIC power dissipation

SLIC power dissipation (PDISS) = 1.51 W

Thus, if the total power dissipated in the SLIC is less than 1.51 W, it will not enter the thermal shutdown state. Total SLIC power is calculated as:

Total PDISS = maximum battery ● maximum current limit (including effects of accuracy)

+ SLIC quiescent power

For the L9218, SLIC quiescent power (Pq) is maximum at 0.158 W. Thus,

Total PDISS = (-52 V • [25 mA • 1.05]) + 0.158 W

Total PDISS = 1.365 W + 0.158 W

Total PDISS = 1.523 W

The power dissipated in the SLIC is the total power dissipation less the power that is dissipated in the loop.

SLIC Poiss = total power - loop power

Loop power = $(I_{LIM})^2 \bullet (R_{dcLOOP} \min + 2R_P)$

Loop power = $(25 \text{ mA} \bullet 1.05)^2 \bullet (200 \Omega + 100 \Omega)$

Loop power = 0.207 W

SLIC power = 1.523 W - 0.207 W = 1.28

SLIC power = 1.28 W < 1.51 W

Thus, in this example, the thermal design ensures that the SLIC will not enter the thermal shutdown state.

Pin-for-Pin Compatibility with L9217/19

The L9218 is an exact pin-for-pin replacement for the L9217/19. The one minor exception is L9217/19 has 3 logic control inputs: B0, B1, and B2. The L9218 has only 2 logic control inputs, B0 and B1. B2 in the L9217/19 is pin 13. Pin 13 in L9218 is NC, so a connection between the controller and pin 13 will not affect L9218 operation. This allows an exact footprint match with L9217/19.

PCB Layout Information

Make the leads to BGND and VBAT as wide as possible for thermal and electrical reasons. Also, maximize the amount of PCB copper in the area of—and specifically on—the leads connected to this device for the lowest operating temperature.

When powering the device, ensure that no external potential creates a voltage on any pin of the device that exceeds the device ratings. In this application, some of the conditions that cause such potentials during powerup are the following:


- 1. An inductor connected to PT and PR (this can force an overvoltage on VBAT through the protection devices if the VBAT connection chatters).
- 2. Inductance in the VBAT lead (this could resonate with the VBAT filter capacitor to cause a destructive overvoltage).

This device is normally used on a circuit card that is subjected to hot plug-in, meaning the card is plugged into a biased backplane connector. In order to prevent damage to the IC, all ground connections must be applied before, and removed after, all other connections.

Outline Diagram

28-Pin PLCC

Dimensions are in millimeters.



5-2608(F)

Ordering Information

Device	Package	Comcode
LUCL9218AAR-D	28-Pin PLCC (Dry Bag) Gain of 12	108558271
LUCL9218AAR-DT	28-Pin PLCC (Tape and Reel, Dry Bag) Gain of 12	108558289
LUCL9218GAR-D	28-Pin PLCC (Dry Bag) Gain of 2	108558156
LUCL9218GAR-DT	28-Pin PLCC (Tape and Reel, Dry Bag) Gain of 2	108558164

For additional information, contact your Agere Systems Account Manager or the following:

INTERNET: http://www.agere.com docmaster@micro.lucent.com E-MAIL:

Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286 1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106) N. AMERICA:

ASIA PACIFIC: Agere Systems Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256 Tel. (65) 778 8833, FAX (65) 777 7495

CHINA: Agere Systems (Shanghai) Co., Ltd., 33/F Jin Mao Tower, 88 Century Boulevard Pudong, Shanghai 200121 PRC

Tel. (86) 21 50471212, FAX (86) 21 50472266

JAPAN: Agere Systems Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan

Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700

Data Requests: DATALINE: Tel. (44) 7000 582 368, FAX (44) 1189 328 148

Technical Inquiries: GERMANY: (49) 89 95086 0 (Munich), UNITED KINGDOM: (44) 1344 865 900 (Ascot),

FRANCE: (33) 1 40 83 68 00 (Paris), SWEDEN: (46) 8 594 607 00 (Stockholm), FINLAND: (358) 9 3507670 (Helsinki),

ITALY: (39) 02 6608131 (Milan), SPAIN: (34) 1 807 1441 (Madrid)

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liab lifty is assumed as a result of their use or application.



Copyright © 2001 Agere Systems Inc. All Rights Reserved

EUROPE: