National Semiconductor

## ADVANCE INFORMATION

August 1998

# LMX2360/LMX2362 PLLatinum<sup>™</sup> Fractional-N RF/Integer-N IF Dual Low Power Frequency Synthesizer

LMX2360	2.5 GHz/550 MHz	
LMX2362	1.2 GHz/550 MHz	

### **General Description**

The LMX2360/2362 family of monolithic, integrated fractional-N/Integer-N frequency synthesizers, is designed to be used in a local oscillator subsystem for a RF transceiver. It is fabricated using National's ABiC V silicon BiCMOS 0.5µ process. The LMX2360/2362 family contains quadruple modulus RF and dual modulus IF prescalers, along with modulo 1 through 16 fractional compensation circuitry in the RF divider. A combination of 16/17/20/21 prescale ratios is used for the 2.5 GHz LMX2360 and 8/9/12/13 prescale ratios for the 1.2 GHz LMX2362. The IF circuitry for both the LMX2360 and LMX2362 contains an 8/9 prescaler that is programmable. Using a fractional-N phase locked loop technique, the LMX2360/62 can generate very stable, low noise control signals for UHF and VHF voltage controlled oscillators (VCOs). The RF PLL charge pump has 0.6 mA or 4.8 mA selectable current levels while the IF PLL charge pump has 100 µA or 800 µA selectable current levels. Two uncommitted CMOS outputs can be used to provide external control signals, or configured to FastLock™ mode. An 8-bit DAC can also be multiplexed to one of the CMOS output pins. Serial data is transferred into the LMX2360/62 via a 3-wire interface (Data, LE, Clock). Supply voltage can range

from 2.7V to 5.5V. The LMX2360/2362 family draws very minimal current; typically LMX2360 (2.5 GHz) - 8.0 mA, LMX2362 (1.2 GHz) - 6.5 mA at 3.0V. The LMX2360/2362 is available in a 24-pin TSSOP surface mount plastic package.


#### Features

- 2.7V to 5.5V operation
- Low current consumption LMX2360: I<sub>CC</sub> = 8.0 mA typ. at 3V LMX2362: I<sub>CC</sub> = 6.5 mA typ. at 3V
- Programmable or logical power down mode: I<sub>CC</sub> = 10 µA max. at 3V
- Modulo 1 through 16 fractional RF N divider: Supports ratios of 1, 2, 3, ..., 15,16
- Programmable charge pump current levels RF: 0.6 mA or 4.8 mA, IF: 100 µA or 800 µA
- Digital filtered lock detect
- 8-bit voltage DAC output

#### Applications

- Portable wireless communications (PCS/PCN, cordless)
- Dual mode cellular telephone systems
- Zero blind slot TDMA systems
- Spread spectrum communication systems (CDMA)
- Cable TV Tuners (CATV)

FastLock™, MICROWIRE™ and PLLatinum™ are trademarks of National Semiconductor Corporation. TRI-STATE® is a registered trademark of National Semiconductor Corporation. LMX2360/LMX2362 PLLatinum Fractional-N RF/Integer-N IF Dual Low Power Frequency Synthesizer



www.national.com

2

	Pin Name	I/O	Description
1	PORT0	0	Programmable CMOS output. Output logic level controlled by programming the bit 23 of RF_N register.
2	V <sub>CCRF</sub>	-	RF PLL power supply voltage input. May range from 2.7V to 5.5V. Bypass capacitors should be placed as close possible to this pin and be connected directly to the ground plane.
3	V <sub>PRF</sub>	_	Power supply for RF charge pump.
4	CP <sub>ORF</sub>	0	RF charge pump output. Connected to a loop filter for driving the input of an external VCO
5	GND	—	Ground for RF PLL digital circuitry.
6	F <sub>INRF</sub>	I	RF prescaler input. Small signal input from the VCO. A bypass capacitor is required for AC coupling purpose.
7	$\overline{F}_{IN_{RF}}$	I	RF prescaler complimentary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane.
8	GND	_	Ground for RF PLL analog circuitry.
9	OSC <sub>RF</sub>	I	RF PLL reference input which has a $V_{\rm CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate.
10	OSC <sub>IF</sub>	I	IF PLL reference input which can be configured to drive both the IF and RF R counter inputs or only the IF R counter depending on the state of the OSC programming bit. $OSC_{II}$ has a $V_{CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate.
11	F <sub>o</sub> /LD	0	Multiplexed output of the RF/IF programmable or reference dividers and RF/IF lock detect. CMOS output.
12	EN_RF	I	EN_RF asynchronously powers down the RF PLL when LOW. (RF N- and R- counters, prescaler, and tristates charge pump output). Bringing EN_RF high powers up the RF PLL depending on the state of RF_CTL_WORD.
13	EN_IF	I	EN_IF asynchronously powers down the IF PLL when LOW. (IF N- and R- counters, prescaler, and tristates charge pump output). Bringing EN_IF high powers up the IF PLL depending on the state of IF_CTL_WORD.
14	CLOCK	I	High impedance CMOS Clock input. Data for the various counters is clocked in on the risir edge, into the 24-bit shift register.
15	DATA	I	Binary serial data input. Data entered MSB first. The last three bits are the control bits. Hig impedance CMOS input.
16	LE	I	Latch Enable CMOS input. When LE goes HIGH, data stored in the shift registers is loade into one of the 6 internal latches.
17	GND	—	Ground for IF analog circuitry.
18	$\overline{F}_{IN_{IF}}^{$	I	IF prescaler complimentary input. A bypass capacitor should be placed as close as possib to this pin and be connected directly to the ground plane.
19	F <sub>INIF</sub>	I	IF prescaler input. Small signal input from the VCO.
20	GND	—	Ground for IF digital circuitry.
21	CP <sub>OIF</sub>	0	IF charge pump output. Connected to a loop filter for driving the input of an external VCO.
22	V <sub>PIF</sub>	—	Power supply for IF charge pump.
23	V <sub>CCRF</sub>	_	IF power supply voltage input. May range from 2.7V to 5.5V. Bypass capacitors should be placed as close possible to this pin and be connected directly to the ground plane.
24	PORT1	0	Programmable CMOS output. Output logic level controlled by programming the bit 23 of IF_CNTL register. Can be configured as 8-bit DAC output.

. .

### Absolute Maximum Ratings (Notes 1, 2)

•

Power Supply Voltage	
V <sub>CCRF</sub>	-0.3V to 6.5V
V <sub>CCIF</sub>	-0.3V to 6.5V
V <sub>PRF</sub>	-0.3V to 6.5V
V <sub>PIF</sub>	-0.3V to 6.5V
Voltage on any pin with	
$GND = 0V (V_1)$	–0.3V to V <sub>CC</sub> +0.3V
Storage Temperature Range (T <sub>S</sub> )	–65°C to +150°C
Lead Temperature (solder 4 seconds)	(T <sub>L</sub> ) +260°C
ESD - human body model (Note 2)	2 kV

### **Recommended Operating Ratings**

Power Supply Voltage	
V <sub>CCRF</sub>	

V <sub>CCRF</sub>	2.7V to 5.5V
V <sub>CCIF</sub>	$V_{CC_{RF}}$ to $V_{CC_{RF}}$
V <sub>PRF</sub>	V <sub>CC</sub> to 5.5V
V <sub>PIE</sub>	$V_{\rm CC}$ to 5.5V
Operating Temperature (T <sub>A</sub> )	-40°C to +85°C
Note 1: Absolute Maximum Ratings indicate lin	mits beyond which damage to

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Note 2: This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should only be done at ESD

free worstations.

<b>Electrical Characteristics</b>	$(V_{CC_{RF}} = V_{CC_{IF}} = V_{P_{RF}} = V_{P_{IF}} = 3.3V; -40^{\circ}C < T_A < 85^{\circ}C \text{ except as specified}).$
Electrical Characteristics	$(V_{CC_{RF}} = V_{CC_{IF}} = V_{P_{RF}} = V_{P_{IF}} = 3.3V; -40^{\circ}C < T_A < 85^{\circ}C$ except as specified

General					Unit		
Symbol	Param	neter	Conditions	Min	Тур	Max	
I <sub>cc</sub>	Power Supply	LMX2360	RF = On, IF = On, DAC = On		8.0	11	mA
	Current	LMX2362	RF = On, IF = On, DAC = On		6.5	8.5	mA
		LMX2360/62	IF Only		1.5	2.0	mA
		LMX2360/62	DAC Only		0.65	1.0	mA
I <sub>CP</sub>	V <sub>PRF</sub> Power Sup	ply Current	fref = 6.9 MHz, I <sub>CPO</sub> = 4.8 mA		1.5	2.0	mA
I <sub>CC-PWDN</sub>	Power Down Cu	rrent	μWire inputs = 2.4V, EN_IF, EN_RF = LOW			50	μA
			μWire inputs, EN_IF, EN_RF = LOW			10	μA
f <sub>IN</sub> RF	RF Operating	LMX2360		1.2		2.5	GHz
	Temperature	LMX2362		0.5		1.2	GHz
f <sub>IN</sub> IF	IF Operating Ter	nperature		45		550	MHz
Zf <sub>IN</sub> RF	RF Input Impeda	ince	RF on, f <sub>IN</sub> = 1890 MHz		40–j80		Ω
			RF off, f <sub>IN</sub> = 1890 MHz		39–j77		Ω
Zf <sub>IN</sub> IF	IF Input Impedar	nce	f <sub>IN</sub> = 120 MHz		190–j240		Ω
OSC <sub>RF</sub> , OSC <sub>IF</sub>	Reference Oscill Operating Frequ			2		50	MHz
Z <sub>IN</sub> OSC	OSC Input Impe	dance	OSC on, freq = 10 MHz		11–j6		kΩ
			OSC off, freq = 10 MHz		7.5–j16		kΩ
f <sub>o RF</sub>	Phase Detector	Frequency	RF Phase Detector			20	MH
f <sub>ø IF</sub>	Phase Detector	Frequency	IF Phase Detector			10	MH
Pf <sub>IN</sub> RF	RF Input Sensitiv	vity	$2.7 \le V_{CC} \le 3.6V$	-15		+0	dBn
			$3.6 \le V_{CC} \le 5.5V$	-10		+0	dBm
Pf <sub>IN</sub> IF	IF Input Sensitiv	ity	$2.7 \le V_{CC} \le 5.5V$	-10		+0	dBm
V <sub>osc</sub>	Oscillator Input S	Sensitivity	OSC <sub>RF</sub> , OSC <sub>IF</sub>	0.5		V <sub>cc</sub>	V <sub>PP</sub>
Charge Pum	מו		1		Value		
Symbol	Param	neter	Conditions	Min	Тур	Max	Unit
ICP <sub>O-source</sub>	RF Charge Pum Current		$VCP_{O} = V_{P}/2, RF_{ICP_{O}} = 0$		0.6		mA
ICP <sub>O-sink RF</sub>	1		$VCP_{O} = V_{P}/2$ , <b>RF_ICP_O</b> = 0	1	-0.6		mA
ICP <sub>O-source</sub>	-		$VCP_O = V_P/2$ , <b>RF_ICP_O</b> = 1		4.8		mA
	-1		$VCP_{O} = V_{P}/2$ , <b>RF_ICP_O</b> = 1	1	-4.8		mA

Charge Pum	р			Value	Value		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
ICP <sub>O-source</sub>	IF Charge Pump Output Current	$VCP_{O} = V_{P}/2, IF_{I}CP_{O} = 0$		100		μA	
ICP <sub>O-sink IF</sub>	1	$VCP_O = V_P/2$ , <b>IF_ICP_O</b> = 0		-100		μA	
ICP <sub>O-source</sub>	-	$VCP_O = V_P/2$ , <b>IF_ICP_O</b> = 1		800		μA	
ICP <sub>O-sink IF</sub>	-	$VCP_{O} = V_{P}/2$ , <b>IF_ICP_O</b> = 1		-800		μA	
ICP <sub>O-TRI</sub>	Charge Pump TRI-STATE® Current	$0.5 \le VCP_{O} \le V_{P} - 0.5,$ -40°C < T <sub>A</sub> < 85°C		500		pA	
ICP <sub>O-sink</sub> vs. ICP <sub>O-source</sub>	CP Sink vs. Source Mismatch	$VCP_O = V_P/2$ , $T_A = 25^{\circ}C$		3		%	
ICP <sub>O</sub> vs. VCP <sub>O</sub>	CP Current vs. Voltage	$0.5 \le VCP_O \le V_P - 0.5, T_A = 25^{\circ}C$		8		%	
ICP <sub>O</sub> vs. T <sub>A</sub>	CP Current vs. Temperature	$VCP_{O} = V_{P}/2, -40^{\circ}C < T_{A} < 85^{\circ}C$		8		%	
8-Bit Digital	to Analog Converter			Value			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>DAC</sub> (255)	Output Voltage, Full Scale		2.8	3.0	3.2	V	
V <sub>DAC</sub> (0)	Output Voltage, Zero Scale		0.0	0.1	0.2	V	
LIN <sub>DAC</sub>	Linearity Error		-1		+1	LSB	
ΔN <sub>DAC</sub>	Step Difference Between Consecutive Codes		0.5	1.0	1.5	LSB	
PSRR <sub>DAC</sub>	Power Supply Rejection Ratio	GND+200 mV < $V_{DAC}$ < $V_{CC}$ - 200 mV in 50 Hz to 10 kHz range	40			dB	
I-DAC <sub>OUT</sub>	Output Drive Current		100			μA	
$\tau_{\text{DAC}, \text{ STEP}}$	Full Scale Step Response Time	C <sub>LOAD</sub> = 10 pF (Note 4)			2	μs	
τ <sub>dac, en</sub>	DAC Enable Time	$C_{LOAD} = 10 \text{ pF}$ (Note 4)			10	μs	
VREG <sub>DAC</sub>	Output Voltage Regulation	$-40^{\circ}C < T_{A} < 85^{\circ}C$			1	mV/ °	
Digital Interf	ace (DATA, CLOCK, LE, EN_R	F. EN IF. POR0. PORT1)		Value	-		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>IH</sub>	High-Level Input Voltage	V <sub>CC</sub> = 2.7V to 5.5V	2.4			V	
V <sub>IL</sub>	Low-Level Input Voltage	V <sub>CC</sub> = 2.7V to 5.5V			0.2 V <sub>CC</sub>	V	
I <sub>IH</sub>	High-Level Input Current	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μA	
 I <sub>IL</sub>	Low-Level Input Current	$V_{IL} = 0, V_{CC} = 5.5V$	-1.0		1.0	μA	
I <sub>IH</sub>	OSC <sub>RF</sub> , OSC <sub>IF</sub> Input Current	$V_{IH} = V_{CC} = 5.5V$ (Note 3)			100	μA	
IIL	OSC <sub>RF</sub> , OSC <sub>IF</sub> Input Current	$V_{IL} = 0, V_{CC} = 5.5V$ (Note 3)	-100			μA	
V <sub>он</sub>	High-Level Output Voltage	I <sub>OH</sub> = -500 μA	V <sub>CC</sub> -0.4			V	
V <sub>)L</sub>	Low-Level Output Voltage	I <sub>OL</sub> = 500 μA			0.4	V	
MICROWIRE	Timing			Value			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t <sub>cs</sub>	Data to Clock Set Up Time	See Data Input Timing	50	. 76		ns	
сs	Data to Clock Hold Time	See Data Input Timing	20		+	ns	
сн <sup>I</sup> сwн	Clock Pulse Width High	See Data Input Timing	50			ns	
	Clock Pulse Width Low	See Data Input Timing	50			ns	
tes	Clock to Load Enable Set Up Time	See Data Input Timing	50			ns	
	Load Enable Pulse Width	See Data Input Timing	50		1	<u> </u>	

# **Flectrical Characteristics** $V_{12} = V_{22} = V_{23} = 3.3V_{23} - 40^{\circ}C \leq T_{13} \leq 85^{\circ}C$ except a

. .

Note 4: Measured from 50% of the rising edge of Load Enable to within 1/2 LSB of the final decode state.

### **1.0 Functional Description**

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2360/2362, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, a current mode charge pump, as well as programmable reference [R] and feedback [N] frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the R-counter to obtain a comparison reference frequency. This reference signal  $(f_{R})$  is then presented to the input of a phase/frequency detector and compared with the feedback signal  $(f_N)$ , which is obtained by dividing the VCO frequency down by way of the N-counter, and fractional circuitry if present. The phase/frequency detector's current source output pumps charge into the loop filter, which then converts into the VCO's control voltage. The function of phase/frequency comparator is to adjust the voltage presented to the VCO until the feedback signal frequency and phase match that of the reference signal. When this "Phase-Locked" condition exists, the VCO frequency will be N + F times that of the comparison frequency, where N is the integer divide ratio, and F is the fractional component if applied. The fractional synthesis allows the phase detector frequency to be increased while maintaining the same frequency step size for channel selection. The divider ratio N is thereby reduced giving a lower phase noise referred to the phase detector input, and the comparison frequency is increased allowing faster switching time.

#### **1.1 REFERENCE OSCILLATOR INPUTS**

The reference oscillator frequency for the RF and IF PLLs are provided from the external references through the  $OSC_{RF}$  and  $OSC_{IF}$  pins. OSC inputs can operate up to 50 MHz with input sensitivity of 0.5 V<sub>PP</sub>. The OSC pins can be configured as separated inputs to IF/RF PLL block: the  $OSC_{IF}$  pin drives the IF R-counter while the  $OSC_{RF}$  drives the RF R-counter. The **REF\_OSC\_SEL** bit selects whether the RF and IF R-counters are driven by oscillator input pins  $OSC_{RF}$  and  $OSC_{IF}$  separately or by sharing a common  $OSC_{IF}$  input signal. Both inputs have a  $V_{CC}/2$  input threshold that can be driven from an external CMOS or TTL logic gate. Typically, the OSC pins are connected to the output of a crystal oscillator.

#### **1.2 REFERENCE DIVIDERS (R-COUNTERS)**

The RF and IF R-counters are clocked through the oscillator block either separately or in common. The maximum frequency is 50 MHz. Both R-counters are CMOS design and 13-bit in length with programmable divider ratio from 1 to 8,191.

#### **1.3 PRESCALERS**

The complimentary  $F_{IN}$  and  $\overline{F_{IN}}$  inputs drive a differential-pair amplifier which feeds to the RF/IF prescaler. The LMX2360 has a quadruple modulus with selectable modulo 16/17/20/21 and the LMX2362 with selectable modulo 8/9/12/13 for RF section. The IF prescaler for both devices is dual modulus having 8/9 modulus ratio. The complementary  $F_{IN}$  and  $\overline{F_{IN}}$  inputs can be driven differentially, or the negative input can be AC coupled to ground through an external capacitor for single ended configuration. Both RF/IF prescalers' outputs drive the subsequent CMOS flip-flop chain comprising the programmable N feedback counters.

#### 1.4 FEEDBACK DIVIDERS (N-COUNTERS)

The RF and IF N-counters are clocked by the output of RF and IF prescalers respectively. The RF N-counter is composed of two parts: an integer divider and a fractional component. The integer portion is a 14-bit divisor, fully programmable from 80 to 16,383 for LMX2360, and 40 to 8192 for LMX2362. The LMX2360 is capable of operating from 1.2 GHz to 2.5 GHz with a 16/17/20/21 prescaler while the LMX2362 from 0.5 GHz to 1.2 GHz with a 8/9/12/13 prescaler. The fractional portion of the RF counter comprises of a 4-bit numerator register (**FRAC\_N**) and a 4-bit denominator register (**FRAC\_D**). The fraction can be programmed by writing into this register pair. The IF N-counter is a 14-bit integer divisor, fully programmable from 56 to 16,383 over the frequency range from 45 MHz to 550 MHz. The IF N-counter does not include fractional compensation.

#### **1.5 FRACTIONAL COMPENSATION**

The fractional compensation circuitry of the LMX2360/2362 RF divider allows the user to adjust the VCO tuning resolution in 1/2 through 1/16th increments of the phase detector comparison frequency. A 4-bit numerator register (FRAC\_N) is programmed with the desired fractional numerator, while another 4-bit denominator register (FRAC\_D) selects the fractional modulo base. The integer averaging is accomplished by using a 4-bit accumulator. A variable phase delay stage compensates for the accumulated integer phase error, minimizes the charge pump duty cycle and reduces the spurious levels. This technique eliminates the need for compensation current injection into the loop filter. Overflow signal generated by the accumulator is equivalent to 1 full VCO cycle, and results in a pulse swallow. The fractional calibration register (FRAC\_C) are used to adjust the input center frequency of the compensation circuitry.

#### **1.6 PHASE/FREQUENCY DETECTORS**

The RF and IF phase/frequency detectors are driven from their respective N- and R-counter outputs. The maximum frequency at the phase detector inputs is 20 MHz unless limited by the minimum continuous divide ratio of the multi-modulus prescaler. The phase detector output controls the charge pump. The polarity of the pump-up or pump-down control is programmed using **RF\_PD\_POL** or **IF\_PD\_POL**, depending on whether RF or IF VCO characteristics is positive or negative. The phase detector also receives a feedback signal from the charge pump in order to eliminate dead zone.

#### **1.7 CHARGE PUMPS**

The phase detector's current source output pumps charge into an external loop filter, which then converts into the VCO's control voltage. The charge pump steers the charge pump output CPo to  $V_{CC}$  (pump-up) or Ground (pump-down). When locked, CPo is primarily in a TRI-STATE mode with small corrections. The RF charge pump output current magnitude can be selected as 0.6 mA or 4.8 mA by programming **RF\_ICPo** bit. The IF charge pump can be set to either 100 µA or 800 µA levels by programming **IF\_ICPo** bit.

#### **1.8 MICROWIRE SERIAL INTERFACE**

The programmable register set is accessed through the Microwire serial interface. The interface is comprised of three signal pins: clock, data and latch enable (LE). Serial data is clocked into the 24-bit shift register upon the rising edge of

#### **1.0 Functional Description** (Continued)

clock. The MSB bit of data shifts first. The last three bits decode the internal register address. On the rising edge of LE, data stored in the shift register is loaded into one of the 6 latches according to the address bits. The synthesizer can be programmed even in power down state. A complete programming description is followed in the coming sections.

#### **1.9 MULTIFUNCTION OUTPUTS**

The LMX2360/LMX2362 output pins (PORT0, PORT1 and Fo/LD) can be configured as the DAC output, Fast-Lock output or CMOS programmed output, analog/digital lock detects as well as showing the internal block status such as the counter outputs.

#### 1.9.1 Lock Detect Ouputs

A digital filtered lock detect status is generated from the phase detector after passing through an internal digital filter and it is available on the Fo/LD output pin, if selected. The lock detect output goes high when the error between the phase detector inputs is less than 15 ns for 5 consecutive comparison cycles. It goes low when the error between the phase detector outputs is more than 30 ns for one comparison cycle. An analog lock detect signal can also be selected. When a PLL is in power down mode, the respective lock detect output is always high.

#### 1.9.2 CMOS Outputs

The CMOS output pins, PORT0 and PORT1, can be configured as CMOS programmed outputs and the logic level is controlled by programming bit 23 of RF\_N register and bit 23 of RF\_CNTL register respectively. When the DAC is enabled, the DAC output is present on PORT1 pin. When configured as Fast-Lock mode, the current can be increased 8x while maintaining loop stability by synchronously switching a parallel loop filter resistor to ground, resulting in a ~3x change in loop bandwidth.

#### 1.9.3 Digital to Analog Output

The LMX2360/2362 has an internal 8-bit DAC built-in for tuning external components. The DAC is monotonic, with a voltage output capable of sourcing 100  $\mu A$ . When the DAC is enabled, it overrides the PORT1 pin function, and it drives the output to the level corresponding to the setting in the DAC register.

#### 1.9.4 FastlLock Outputs

When configured as Fastlock mode, the current can be increased 8x while maintaining loop stability by synchronously switching a parallel loop filter resistor to ground, resulting in a ~3x change in loop bandwidth. The zero gain crossover point of the open loop gain, or the loop bandwidth is effectively shifted up in frequency by a factor of  $\sqrt{8} = 2.83$  during Fastlock mode. For  $\omega$ ' = 2.83  $\omega$ , the phase margin during Fastlock will also remain constant. The charge pump current is programmed via MICROWIRE™ interface. When the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error, an open drain NMOS on chip device (PORT0 or PORT1) switches in a second resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second resistor equal to 1/2 the primary resistor value is wired in appropriately, the loop will lock faster without any additional stability considerations to account for.

#### 1.10 POWER CONTROL

Each PLL is individually power controlled by device enable (EN) pins or power-down (**PWDN**) bits. The EN pins override the **PWDN** bits. The EN\_RF pin controls the RF PLL and the EN\_IF pin controls the IF PLL. When both pins are active HIGH, the **RF\_PWDN** and **IF\_PWDN** bits determine the state of power control.

When the EN\_IF or EN\_RF pins are taken inactive LOW, the respective loop is asynchronously powered down irrespective of the state of the **PWDN** bits. Activation of any PLL power-down condition results in the disabling of the respective N-counter and de-biasing of its respective F<sub>IN</sub> input (to a high impedance state). The R-counter functionality also becomes disabled under this condition.

The reference oscillator input block is powered down when both EN\_RF and EN\_IF pins, or **RF\_PWDN** and **IF\_PWDN** bits are asserted. The OSC<sub>IF</sub> and OSC<sub>RF</sub> pins revert to a high impedance state when this condition exists. Power down forces the respective charge pump and phase comparator logic to a TRI-STATE condition. During the power down condition, both N- and R-counters are held at reset. Upon powering up, the N-counter resumes counting in "close" alignment with the R-counter. The maximum error is at most one prescaler cycle. The MICROWIRE interface remains active and it is capable of loading and latching in data during all of the power down modes.

### 2.0 Programming Description

#### 2.1 MICROWIRE INTERFACE

The LMX2360/2362 register set can be accessed through the MICROWIRE interface. A 24-bit shift register is used as a temporary register to indirectly program the on-chip registers. The shift register consists of a 21-bit DATA[20:0] field and a 3-bit ADDRESS[2:0] field as shown below. The address field is used to decode the internal register address. Data is shifted into the shift register in the direction from MSB to LSB, when the CLOCK signal goes high. On the rising edge of Latch Enable (LE) signal, data stored in the shift register is loaded into the addressed latch.

MSB				LSB
	DATA[20:0]			ADDRESS[2:0]
23		3	2	0

#### 2.1.1 Registers' Address Map

When Latch Enable (LE) is transitioned high, data is transferred from the 24-bit shift register into the appropriate latch depending on the state of the ADDRESS[2:0] bits. These address bits point to the internal register to be written.

	RESS FIELD	[2:0]	REGISTER ADDRESSED	DATA STREAM BIT LENGTH					
0	0	0	IF_R Register	16					
0	0	1	IF_N Register	24					
0	1	0	IF_CNTL Register	24					
1	0	0	RF_R Register	16					
1	0	1	RF_N Register	24					
1	1	0	RF_CNTL Register	24					

Least Significant Bit	2 1 0	ADDRESS	0		0 0		1		1		1		-	
ast Si	e			RO		0		0		RO		FNO		0
Ë	4			Ł	<b>VED</b>	•		•		Ł	N [3:0]		e.	•
	5			R2	RESERVED	•	<u>ه</u>	•		R2	FRAC_N [3:0]	FN3 FN2 FN1	RESERVED	•
	9			R3		•	RESERVED	•		R3		FN3	RE	•
	7			R4		Ŷ	RE	•		R4		Q		•
	8			R5		ź		•		R5		ž		FD0
	6		[12:0]	R6		N2		0	[12:0]	R6		N2	D [3:0]	FD1
NOL	9		IF_R_CNTR [12:0]	R7		ß	ပပ	FCO	RF_R_CNTR [12:0]	R7		ß	FRAC_D [3:0]	FD2 FD1 FD0
-OCAT	£		IF_R_0	R8		¥	FRAC_C	FC1 FC0	R_R	R8		44 7	1	FD3
SHIFT REGISTER BIT LOCATION	12			R9		N5		IF SYNC PWDN		R9		N5		SYNC_
T REGIS	13	Þ		R10	IF_N_CNTR [13:0]	NG	WORD	POL		R10	RF_N_CNTR [13:0]	NG	WORD	R D D D
SHIF"	14	Data Field		R11		N7	IF_CP_WORD	R CP₀		R11		N7	RF_CP_WORD	ICP <sub>0</sub>
	15			R12	<b>≝</b>	8N				R12	R	8N		PWDN
	16			×		62	-	8		×		6y		ß
	17			×		N10		5		×		N10	[3:0]	Ē
	18			×		N11		D2		×	1	N11	FoLD [3:0]	52
	19			×		N12	[0:2]	B		×	N12		F3	
	20		DON'T CARE	×		N13	DAC_REGISTER [7:0]	D4	DON'T CARE	×		N13		FAST LOCK
Bit	21		Ď	×	RD	PWDN	DAC_RE	D5	Ď	×	RD	PWDN	WORD	FAST
gnificant Bit	22			×	IF PWDN WORD	REF_OSC_		90		×	RF_PWDN_WORD	DAC	CMOSout_WORD	SER-
Most Signif	23			×	F	RE- SER- VED		D7		×	RF_P	OUT_0		OUT_1
			F_R		R F		IF_CNTL		RF_R		RF_N		RF_CNTL	

www.national.com

8

### 2.0 Programming Description

(Continued)

#### 2.2 PROGRAMMABLE REFERENCE [R] DIVIDERS

#### 2.2.1 IF\_R Register

If the ADDRESS[2:0] field are set to 0 0 0, data is transferred from the 24-bit shift register into the IF\_R register which sets the IF PLL's 13-bit R-counter divide ratio when Latch Enable

	MSE	MSB SHIFT REGISTER BIT LOCATION																I	LSB					
	23	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2													2	1	0							
IF_R			D	ON'T	CAR	E				IF_R_CNTR [12:0]											0	0	0	
	Х	Х	Х	Х	Х	Х	Х	Х	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0			

Note: X denotes a Don't Care condition.

#### 2.2.2 RF\_R Register

If the ADDRESS[2:0] field are set to 1 0 0, data is transferred from the 24-bit shift register into the RF\_R register which sets the RF PLL's 13-bit R-counter divide ratio when Latch Enable (LE) signal goes high. The divide ratio is put into the RF\_R\_CNTR[12:0] field. The divider ratio must be  $\geq$  1.

(LE) signal goes high. The divide ratio is put into the IF\_R\_CNTR[12:0] field. The divider ratio must be  $\geq$  1.

	MS	в								SHIFT	REGI	STER	BIT	OCA	TION						-		l	LSB
	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RF_F	1		D	ON'T	CAR	E							RF	_R_C	NTR	[12:0	]					1	0	0
	X	Х	Х	Х	Х	Х	х	Х	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0			Í

Note: X denotes a Don't Care condition.

#### 2.2.3 Reference Divide Ratio (R-counter)

				IF_	R_CNT	R [12:0	)] or RI	F_R_CI	NTR [1	2:0]			
Divide Ratio	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
1	0	0	0	0	0	0	0	0	0	0	0	0	1
2	0	0	0	0	0	0	0	0	0	0	0	1	0
3	0	0	0	0	0	0	0	0	0	0	0	1	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•
8,191	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: R-counter divide ratio must be from 1 to 8,191.

#### 2.3 PROGRAMMABLE FEEDBACK [N] DIVIDERS

#### 2.3.1 IF\_N Register

If the ADDRESS[2:0] field are set to 0 0 1, data is transferred from the 24-bit shift register into the IF\_N register which sets the IF PLL's 14-bit N-counter and power-down features. The IF\_N\_CNTR[13:0] divide ratio must be  $\geq$  56 for a continuous divide range.

	MSB								SHIF	T RE	GIST	ER B	IT LO	CAT	ION								L	SB.
	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IF_N	IF_F	WDN_W	/ORD					IF	N_(	CNTR	R [13:	0]						R	ESE	RVE	D	0	0	1
	RE- SER- VED	REF_ OSC_ SEL	IF_ PWDN	N13	N12	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1	N0	0	0	0	0			

Note: X denotes a Don't Care condition and RESERVED field is recommended to be filled all "0".

#### 2.3.1.1 IF Feedback Divide Ratio (IF N-counter)

.

						IF,	_N_CN	TR [13	:0]					
Divide Ratio	N13	N12	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1	N0
56	0	0	0	0	0	0	0	0	1	1	1	0	0	0
57	0	0	0	0	0	0	0	0	1	1	1	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16,383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: IF N-counter divide ratio must be from 56 to 16,383.

#### 2.3.1.2 IF PLL Power-Down Word (IF\_PWDN\_WORD)

These bits are used to access the IF PLL's power-down features and to select the reference oscillator input mode.

IF_N[23]	IF_N[22]	IF_N[21]									
RESERVED	REF_OSC_SEL	IF_PWDN									

#### IF PLL Power-Down Control (IF\_PWDN)

The IF\_PWDN bit is used to power down either the IF PLL's charge pump portion, or the entire IF PLL block depending on the setting of IF\_PWDN\_MODE bit in IF\_CNTRL register. The power-down mechanism is described fully in Section 2.6.

#### Reference Oscillator Select (REF\_OSC\_SEL)

The **REF\_OSC\_SEL** bit is used to select whether the RF and IF R-counters are driven by the oscillator  $OSC_{RF}$  and  $OSC_{IF}$  inputs separately, or by a common  $OSC_{IF}$  input.

When REF\_OSC\_REL is set to 1, the IF and RF R-counters are both driven from the  $\text{OSC}_{\text{IF}}$  input pin.

When REF\_OSC\_REL is set to 0, the IF and RF R-counters are driven by OSC\_{IF} and OSC\_{RF} inputs separately.

#### 2.3.2 RF\_N Register

If the ADDRESS[2:0] field are set to 1 0 1, data is transferred from the 24-bit shift register into the RF\_N register which sets the RF PLL' s 14-bit programmable N-counter, 4-bit fractional numerator and power-down features. To obtain a continuous divide range, the RF\_N\_CNTR[13:0] divide ratio must be  $\geq$  80 for LMX2360 or must be  $\geq$  40 for LMX2362.

	MSB								SH	IIFT F	REGI	STE	R BI	г lo	CAT	ON							L	SB
	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RF_N	RF_P	WDN_W	ORD					RF	_N_	CNT	R[13:	0]						I	FRAC	N[3:0	]	1	0	1
	OUT_ 0	DAC_ EN	RF_ PWDN	N13	N12	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1	N0	FN3	FN2	FN1	FN0			

#### 2.3.2.1 RF Feedback Divide Ratio (RF N-counter)

#### LMX2360 N-counter Divide Ratio Table

						RF	N_CI	NTR[13	:0]					
Divide Ratio	N13	N12	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1	N0
80	0	0	0	0	0	0	0	1	0	1	0	0	0	0
81	0	0	0	0	0	0	0	1	0	1	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16,383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: RF N-counter divide ratio must be from 80 to 16,383.

#### LMX2362 N-counter Divide Ratio Table

						RF	_N_CM	ITR[13	:0]					
Divide Ratio	N13	N12	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1	N0
40	0	0	0	0	0	0	0	1	0	1	0	0	0	0
41	0	0	0	0	0	0	0	1	0	1	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
8,191	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: RF N-counter divide ratio must be from 40 to 8,191.

#### 2.3.2.2 Fractional Accumulator Modulus Numerator (FRAC\_N)

	•			
	RF_N[6]	RF_N[5]	RF_N[4]	RF_N[3]
		FRAC	_N[3:0]	
Modulus Numerator	FN3	FN2	FN1	FN0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
•	•	•	•	•
14	1	1	1	0
15	1	1	1	1

Note: Modulus numerator must be less than modulus denominator, i.e. FRAC\_N < FRAC\_D.

#### 2.3.2.3 RF PLL Frequency Multiplication Equation

fvco = [N + F] x [fosc/R]

- where  $F = FRAC_N/FRAC_D$ 
  - fvco :output frequency of external voltage controlled oscillator (VCO)
  - fosc :output frequency of the external reference frequency oscillator
  - N :preset divide ratio of binary 14-bit programmable feedback counter
  - (LMX2360: 80 to 16,383 and LMX2362: 40 to 8191)
  - F :fractional ratio (contents of nominator FRAC\_N divided by denominator FRAC\_D)
  - R :preset divide ratio of binary 13-bit programmable reference counter (1 to 8,191)

#### 2.3.2.4 RF PLL Power-down Word (RF\_PWDN\_WORD)

These bits are used to access RF PLL's power-down features, the programmed PORT0 output and Digital-to-Analog Converter (DAC).

RF_N[23]	RF_N[22]	RF_N[21]
	RF_PWDN_WORD	)
OUT_0	DAC_EN	RF_PWDN

#### RF PLL Power-Down Control (RF\_PWDN)

The RF\_PWDN bit is used to power-down either the RF PLL's charge pump portion or the entire RF PLL block depending on the setting of RF\_PWDN\_MODE bit in RF\_CNTRL register. The power-down mechanism is described fully in Section 2.6.

#### Digital-to-Analog Converter Control (DAC\_EN)

The DAC\_EN bit is used to enable the Digital-to-Analog converter and multiplex its output signal to PORT1 pin. When it is brought HIGH, the DAC block is turned on and PORT1 pin is switched to DAC output that gives a voltage level corresponding to the setting in the DAC register. When it is set to LOW, the PORT1 pin reverts to the logic level set by the OUT\_1 bit in RF\_CNTL register and the DAC block is powered down.

#### PORT 0 Programmed output (OUT\_0)

The OUT\_0 bit is used to control the logic level of PORT0 pin, when it is configured as a programmable output pin. Section 2.5.2 details how to configure the PORT0 and PORT1 pins for different functions.

#### 2.4 IF\_CNTL REGISTER

If the ADDRESS[2:0] field are set to 0 1 0, data is transferred from the 24-bit shift register into the IF\_CNTL register which sets the state of the IF charge pump and the 8-bit Digital-to-Analog (DAC) converter.

	MS	в							SH	HIFT RE	GISTE	R BIT LOO	CATIO	N									L	SB
	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IF_CNTL		C	DAC_	REGI	STE	R [7:0	)			IF_CP_	WORD		FRA	C_C			RES	ER	/ED			0	1	0
	D7	D6	D5	D4	D3	D2	D1	D0	IF_ PWDN_ MODE	IF_ ICP <sub>0</sub>	IF_ PD_ POL	IF_ SYNC_ PWDN	FC1	FC0	0	0	0	0	0	0	0			

Note: RESERVED field is recommended to be filled all "0".

#### 2.4.1 IF Charge Pump Control Word (IF\_CP\_WORD)

IF_CNTL[15]	IF_CNTL[14]	IF_CNTL[13]	IF_CNTL[12]
	IF_CP_	WORD	
IF_PWDN_MODE	IF_ICPo	IF_PD_POL	IF_SYNC_PWDN

# IF Charge Pump TRI-STATE/Power-down Select (IF\_PWDN\_MODE)

The IF\_PWDN\_MODE bit is used to determine the functionality of IF\_PWDN bit in IF\_N register to power-down either the entire IF PLL block, or the charge pump portion. When it is set to HIGH, IF charge pump power-down mode is selected in which the  $CP_{O_{RF}}$  pin is put to a high impedance state. When it is set to LOW, the normal IF PLL block power-down is selected. The power-down mechanism is fully described in Section 2.6.

#### IF Charge Pump Current Gain Select (IF\_ICPo)

The IF\_ICP\_o bit is used to select the IF charge pump current magnitude either 1x mode (typical 100  $\mu A)$  or 8x mode (typical 800  $\mu A).$ 

#### IF Phase Detector Polarity Select (IF\_PD\_POL)

The IF\_PD\_POL bit is set to HIGH when IF VCO characteristics is positive, i.e. its frequency increases with increasing control voltage, and set to LOW otherwise.

# IF PLL Synchronization Power-Down Select (IF\_SYNC\_PWDN)

The IF\_SYNC\_PWDN bit is used to set whether the power-down sequence is synchronized with the completion of charge pump pulse event. The power-down mechanism is fully described in Section 2.6.

	Bit	FUNCTION	0	1
IF_PWDN_MODE	IF_CNTL[15]	IF Charge Pump TRI-STATE Power-Down Select	Power-Down	TRI-STATE
IF_ICPo	IF_CNTL[14]	IF Charge Pump Current Gain Select	1x	8x
IF_PD_POL	IF_CNTL[13]	IF Phase Detector Polarity Select	Negative	Positive
IF_SYNC_PWDN	IF_CNTL[12]	IF PLL Synchronization Power-Down Select	Async. Mode	Sync. Mode

# 2.4.2 Digital-to-Analog Converter Register (DAC\_REGISTER)

The DAC\_REGISTER[7:0] field are used to program the voltage output of Digital-to-Analog Converter (DAC).

	MSB		IF,	_CNTL	Regist	ter		LSB
	23	22	21	20	19	18	17	16
			DAC	C_REG	STER	[7:0]		
Programmed Value	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	1
•	•	•	•	•	•	•	•	•
255	1	1	1	1	1	1	1	1

Note: Typical output voltage = (DAC\_REGISTER[7:0]/256) x 3.0V, provided that  $V_{CC} \ge 3.3V$ .

# 2.4.3 Fractional Accumulator Frequency Calibration (FRAC\_C)

The FRAC\_C[1:0] field is used to optimize the fractional circuitry for the operating frequency range of VCO. When FRAC\_C is set to 0 0, the fractional center frequency is set to minimum. The recommended settings are shown as below:

		IF_CNTL[11]	IF_CNTL[10]
Input Frequenc	y Range (in GHz)	FRAC_	C [1:0]
LMX2360	LMX2362	C1	C0
< 1.4	< 0.65	0	0
1.4–1.7	0.65-0.8	0	1
1.7–2.1	0.8–1.0	1	0
2.1-2.5	1.0-1.2	1	1

#### 2.5 RF\_CNTL REGISTER

If the ADDRESS[2:0] field are set to 1 1 0, data is transferred from the 24-bit shift register into the RF\_CNTL register which sets the state of the RF charge pump, the configuration of PORT0 and PORT1 output pins, and the fractional denominator.

	MSB								:	Shift Ri	GISTER	BIT LOCA	TION										LS	SB
	23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																						
RF_CNTL	(	CMOSou	It_WORD	)		FoLD [3:0] RF_CP_WORD FRAC_D [3:0]							FRAC_D [3:0] RESERVED 1			1	1	0						
	OUT_ 1	RE- SER- VED	FAST LOCK _1	FAST LOCK	F3	F2	F1	F0	RF_ PWDN_ MODE	RF_ ICPO	RF_ PD_ POL	RF_ SYNC_ PWDN	FD3	FD2	FD1	FD0	0	0	0	0	0			

Note: X denotes a Don't Care condition and RESERVED field is recommended to be filled all "0".

#### 2.5.1 RF Charge Pump Control Word (RF\_CP\_WORD)

RF_CNTL[15]	RF_CNTL[14]	RF_CNTL[13]	RF_CNTL[12]						
RF_CP_WORD									
RF_PWDN	RF_ICPo	RF_PD_POL	RF_SYNC_PWDN						

## RF Charge Pump TRI-STATE/Power-down Select (RF\_PWDN\_MODE)

The RF\_PWDN\_MODE bit is used to determine the functionality of RF\_PWDN bit in RF\_N register to power-down either the entire RF PLL block, or the charge pump portion. When it is set to HIGH, RF charge pump power-down mode is selected in which the CP<sub>ORF</sub> pin is put to a high impedance state. When it is set to LOW, the normal RF PLL block power-down is selected.

#### RF Charge Pump Current Gain Select (RF\_ICPo)

The RF\_ICPo bit is used to select the RF charge pump current magnitude either 1x mode (typical 600  $\mu$ A) or 8x mode (typical 4.8 mA).

#### RF Phase Detector Polarity Select (RF\_PD\_POL)

The RF\_PD\_POL bit is set to HIGH when RF VCO characteristics is positive, i.e. its frequency increases with increasing control voltage, and set to LOW otherwise.

# RF PLL Synchronization Power-Down Select (RF\_SYNC\_PWDN)

The RF\_SYNC\_PWDN bit is used to set whether the power-down sequence is synchronized with the completion of charge pump pulse event. The power-down mechanism is fully described in Section 2.6.

	Bit	FUNCTION	0	1
RF_PWDN_MODE	RF_CNTL[15]	RF Charge Pump TRI-STATE Power-Down Select	Power-Down	TRI-STATE
RF_ICPo	RF_CNTL[14]	RF Charge Pump Current Gain Select	1x	8x
RF_PD_POL	RF_CNTL[13]	RF Phase Detector Polarity Select	Negative	Positive
RF_SYNC_PWDN	RF_CNTL[12]	RF PLL Synchronization Power-Down Select	Async. Mode	Sync. Mode

# 2.5.2 Programmable CMOS Output Port Configuration (CMOSout\_WORD)


The FASTLOCK\_0 and FASTLOCK\_1 bits are used to configure the PORT0 and PORT1 pins to output FASTLOCK signals of IF and RF PLL respectively.

RF_CNTL[23]	RF_CNTL[22]	RF_CNTL[21]	RF_CNTL[20]					
CMOSout_WORD								
OUT_1	RESERVED	FASTLOCK_1	FASTLOCK_0					

When the FASTLOCK\_1 is set to high, PORT1 pin is configured as the IF PLL's FastLock signal instead of programmed output. In FastLock configuration, when the new frequency is loaded and the IF\_ICP<sub>o</sub> bit is set high, the IF charge pump circuit receives an input to deliver 8 times the normal current per unit phase error while an open drain NMOS on-chip device switches in an external resistor element to ground as shown below. Once locked on the correct frequency, the IF PLL can be returned to the standard low noise operation by

setting IF\_ICP\_o bit to low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between FastLock and standard mode.

When the FASTLOCK\_0 is set to high, PORT0 pin is configured as the RF PLL's FastLock signal instead of programmed output. The RF\_ICP\_0 bit is used to control the RF PLL's switching between FastLock and standard mode.



The DAC\_EN bit (bit 22 in RF\_N register) has the highest priority in using the PORT1 pin as DAC output. If the DAC\_EN bit is set to high, the PORT1 output function is

override to output a voltage level corresponding to the settings of the DAC register.

Bit	FUNCTION	0	1
DAC_EN	DAC output to PORT1	DAC disabled	$DACout \rightarrow PORT1$
FASTLOCK_1	When DAC_EN = 0		
	PORT1 IF FastLock mode select	CMOS output	IF FastLock $\rightarrow$ PORT1
OUT_1	When DAC_EN = 0 and FASTLOCK_1 = 0		
	PORT1 CMOS output pin level set	LOW	HIGH
FASTLOCK_0	PORT0 RF FastLock mode select	CMOS output	RF FastLock → PORT0
OUT_0	When FASTLOCK_0 = 0		
	PORT0 CMOS output pin level set	LOW	HIGH

# 2.5.3 Fractional Accumulator Modulus Denominator (FRAC\_D)

The FRAC\_D[3:0] field is used to set the fractional denominator from 1/2 to 1/16 resolution. When the FRAC\_D field is set to 0 0 0 0, the fractional modulus is set to 1/16 resolution.

The fractional denominator from 1 to 8 is not available as the factional number set can be completely represented by just using fractional denominator from 9 to 16 in conjunction with fractional numerator as shown in next section.

	RF_CNTL[11]	RF_CNTL[10]	RF_CNTL[9]	RF_CNTL[8]
		FRAC	_D[3:0]	
Modulus Denominator	FD3	FD2	FD1	FD0
1–8		Not A	llowed	
9	1	0	0	1
10–14	•	•	•	•
15	1	1	1	1
16	0	0	0	0

•

#### 2.5.3.1 Modulus Numerator (ERAC, N) and Denominator (ERAC, D) Programming

Fractional						F	ractional	Denomi	nator, F	RAC_D	)					
Numerator	RF_CNTL[11:8]															
(FRAC_N)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
RF_N[6:3]	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	0000
0=0000					Functior	ns like an	integer-N	PLL as	factiona	l compo	onent is	set to 0				
1=0001		*(8/16)	*(5/15)	*(4/16)	*(3/15)	*(2/12)	*(2/14)	*(2/16)	1/9	1/10	1/11	1/12	1/13	1/14	1/15	1/16
2=0010		3	*(10/15)	*(8/16)	*(6/15)	*(4/12)	*(4/14)	*(4/16)	2/9	2/10	2/11	2/12	2/13	2/14	2/15	2/16
3=0011				*(12/16)	*(9/15)	*(6/12)	*(6/14)	*(6/16)	3/9	3/10	3/11	3/12	3/13	3/14	3/15	3/16
4=0100					*(12/15)	*(8/12)	*(8/14)	*(8/16)	4/9	4/10	4/11	4/12	4/13	4/14	4/15	4/16
5=0101						*(10/12)	*(10/14) *	(10/16)	5/9	5/10	5/11	5/12	5/13	5/14	5/15	5/16
6=0110							*(12/14) *	(12/16)	6/9	6/10	6/11	6/12	6/13	6/14	6/15	6/16
7=0111							я	(14/16)	7/9	7/10	7/11	7/12	7/13	7/14	7/15	7/16
8=1000									8/9	8/10	8/11	8/12	8/13	8/14	8/15	8/16
9=1001										9/10	9/11	9/12	9/13	9/14	9/15	9/16
10=1010											10/11	10/12	10/13	10/14	10/15	10/16
11=1011												11/12	11/13	11/14	11/15	11/16
12=1100	I	T IS NC	OT RECO	MMEND	ED TO	USE AS I	T WILL C	CAUSE U	NEXPE	CTED F	RESULT		12/13	12/14	12/15	12/16
13=1101														13/14	13/15	13/16
14=1110															14/15	14/16
15=1111																15/16

Remark: The \*(FRAC\_N/FRAC\_D) notation denotes that the fraction number can be represented by (FRAC\_N/FRAC\_D) as indicated.

#### 2.5.4 Fout/Lock Detect Truth Table (FoLD)

The FoLD[3:0] field is used to select the multiplexing scheme to output the expected signal on the Fo/LD pin.

RF_CNTL[19:16]	
FoLD[3:0]	FoLD Output State
0000	RF and IF Analog Lock Detect
0 0 0 1	IF Digital Lock Detect
0010	RF Digital Lock Detect
0 0 1 1	IF and RF Digital Lock Detect
0100	IF R counter
0101	IF N counter
0110	RF R counter
0111	RF N counter
1 x x x	RESERVED

#### 2.6 IF/RF PLL POWER-DOWN MECHANISM

By programming the IF\_PWDN\_MODE/RF\_PWDN\_MODE bit, the IF PLL/RF PLL blocks can be power-down completely or just the charge pump portion. When the PWDN\_MODE bit is set to LOW, the power-down mode of the entire PLL block is selected.

The IF\_PWDN\_MODE/RF\_PWDN\_MODE bit works also in conjunction with IF\_PWDN/RF\_PWDN bit respectively. The PWDN bit acts as an On/Off switch for entering into, or exiting from the specified power-down state.

When the PWDN\_MODE bit is set to HIGH and then the PWDN bit is brought HIGH, only the charge pump section of the respective PLL is disabled. The corresponding  $CP_O$  output is put into high impedance state.

When the PWDN\_MODE bit is set to LOW, setting the PWDN bit to HIGH results in entering full power-down mode through disabling of the respective N-counter and R-counter, de-biasing of the respective  $F_{\rm IN}$  input to a high impedance state. In addition, the respective charge pump and phase

comparator logic are forced to a TRI-STATE condition and the bandgap reference block is disabled. Power-up occurs immediately when the PWDN\_MODE bit is brought low.

There are two methods to power-down the PLL block, either synchronous or asynchronous. Both power-down modes are available in LMX2360/2362 in order to adapt to different types of applications. The IF\_SYNC\_PWDN and RF\_SYNC\_PWDN bits are used to select between synchronous and asynchronous power-down for IF PLL and RF PLL block respectively.

#### Synchronous Power-down Mode

Either of the PLL loops can be synchronously powered down by first setting the PWDN\_MODE bit LOW and the SYNC\_PWDN bit HIGH, and then asserting its PWDN bit HIGH. The power-down control is gated by the charge pump. Once the PWDN bit is loaded, the part will go into power-down mode upon the completion of a charge pump pulse event that allows the VCO to coast on frequency. The counters are held at reset or load state. Upon powering up, the N-counter resumes counting in "close" alignment with the R-counter. The maximum error is kept below one prescaler cycle.

#### Asynchronous Power-down Mode

Either of the PLL loops can be asynchronously powered down by first setting both the PWDN\_MODE and SYNC\_PWDN bits LOW, and then asserting its PWDN bit HIGH. The power-down control is NOT gated by the charge pump. Once the power-down bit is loaded, the respective PLL block goes into power-down mode immediately.


The MICROWIRE interface remains functional in power-down mode and the register content can be changed at will. Programming the internal registers is possible no matter what the operating mode is.

# 2.0 Programming Description

### (Continued)

### 2.7 SERIAL DATA INPUT TIMING

**TEST CONDITIONS:** The Serial Data Input Timing is tested using a symmetrical waveform around V<sub>CC</sub>/2 threshold. The test waveform has a skew rate of 0.6V/ns with amplitudes of 2.2V @ V<sub>CC</sub>=2.7V, and 2.6V @ V<sub>CC</sub>=5.5V.




Note: Data is shifted from MSB to LSB and it is clocked into register on clock rising edge.


## 2.0 Programming Description

#### (Continued)

### 2.8 LOCK DETECT DIGITAL FILTER

The Lock Detect Digital Filter compares the phase difference of the inputs from the phase detector to a RC generated delay of approximately 15 ns. To enter the locked state (LOCK = High), the phase error must be less than the 15 ns RC delay for 5 consecutive reference cycles. Once in lock, the RC delay is changed to approximately 30 ns. To exit the locked state, the phase error must be greater than the 30 ns RC delay. When the PLL is in power-down mode, LOCK is forced to High state. A flow chart of the digital filter is shown as below:






www.national.com

18

# Attachment 1 - Performance Measurement for DECT Application Test Condition: Closed loop performance values are guaranteed on NSC evaluation board at $T_A = 25$ °C only.

•

				Value		
Symbol	Parameter	Condition	Min	Тур	Max	Unit
RFø <sub>n</sub>	RF PLL Closed Loop	Offset Frequency = 144 kHz			-25	dBc/Hz
	Single Sideband Phase Noise	Offset Frequency = 288 kHz			-45	dBc/Hz
		Offset Frequency = 576 kHz			-65	dBc/Hz
		Offset Frequency = 1152 kHz			-94	dBc/Hz
		Offset Frequency = 2880 kHz			-116	dBc/Hz
		Offset Frequency = 4608 kHz			-130	dBc/Hz
		Offset Frequency ≥ 6336 kHz			-135	dBc/Hz
IFø <sub>n</sub>	IF PLL Closed Loop	Offset Frequency = 144 kHz			-25	dBc/Hz
	Single Sideband Phase Noise	Offset Frequency = 288 kHz			-45	dBc/Hz
		Offset Frequency = 576 kHz			-65	dBc/Hz
		Offset Frequency = 1152 kHz			-65 -83	dBc/Hz
		Offset Frequency = 2880 kHz			-104	dBc/Hz
		Offset Frequency = 4608 kHz			-110	dBc/Hz
		Offset Frequency ≥ 6336 kHz			-110	dBc/Hz
SPUR	RF PLL Fractional Spurious	Offset Frequency ± 1728 kHz			-35	dBc
	Noise	Offset Frequency ± 3456 kHz			-57	dBc
		Offset Frequency ± 5184 kHz			-71	dBc
		Offset Frequency > 6912 kHz			-74	dBc
Tlock	RF PLL Frequency Switching Lock Time	fjump = fmin to fmax, $\Delta f = \pm 15 \text{ kHz}$			10	μs



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.