

MICROCIRCUIT DATA SHEET

Original Creation Date: 07/07/95 Last Update Date: 05/24/01

Last Major Revision Date: 05/21/01

LOW POWER QUAD OPERATIONAL AMPLIFIER

General Description

MNLM124-X REV 1A2

The LM124 consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also posible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM124 can be directly operated off of the standard +5Vdc power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional +15Vdc power supplies.

Industry Part Number

NS Part Numbers

LM124

LM124E/883 LM124J/883 LM124W/883 LM124WG/883

Prime Die

LM1902

Controlling Document

SEE FEATURES SECTION

Processing	Subgrp	Description	Temp (°C)
MIL-STD-883, Method 5004	1	Static tests at	+25
	2	Static tests at	+125
	3	Static tests at	-55
Quality Conformance Inspection	4	Dynamic tests at	+25
2	5	Dynamic tests at	+125
MIL-STD-883, Method 5005	6	Dynamic tests at	-55
MIL BID 003, Meellod 3003	7	Functional tests at	+25
	8A	Functional tests at	+125
	8B	Functional tests at	-55
	9	Switching tests at	+25
	10	Switching tests at	+125
	11	Switching tests at	-55

Features

- Internally frequency compensated for unity gain.

Large DC voltage gain.Wide bandwidth (unity gain)100dB1MHz

(temperature compensated)

- Wide power supply range:

Single supply 3V or 32V or dual supply ± 1.5 V to ± 16 V

- Very low supply current drain (700uA) - essentially independent of supply voltage.

- Low input baising current 45nA

(temperature compensated)

Low input offset voltage 5mVand offset current 5nA

- Input common-mode voltage range includes ground.

- Differential input voltage range equal to the power supply voltage.

- Large output voltage swing. $\,$ OV to V+ - 1.5V $\,$

CONTROLLING DOCUMENTS:

LM124E/883 77043012A LM124J/883 7704301CA LM124WG/883 7704301XA

(Absolute Maximum Ratings) (Note 1)

Supply Voltage V+		32Vdc or <u>+</u> 16Vdc
Differential Input	Voltage	32Vdc
Input Voltage		-0.3Vdc to +32Vdc
<pre>Input Current (Note 4) Vin < -0.3Vdc</pre>		50mA
Power Dissipation (Note 2) CERDIP CERPACK LCC CERAMIC SOIC		1260mW 700mW 1350mW 700mW
Output Short-Circui (Note 3) (One Amplifier) V+ \le 15Vdc and 3		Continuous
Operating Temperatu		FF G . m 10F G
Maximum Junction Ter	mperature	-55 C ≤ Ta ≤ +125 C
Storage Temperature	Range	-65 C ≤ Ta ≤ +150 C
Lead Temperature Soldering, (10	seconds)	260 C
Thermal Resistance ThetaJA CERDIP	(Still Air)	103 C/W
CERPACK	(500LF/Min Air flow) (Still Air) (500LF/Min Air flow)	51 C/W 176 C/W 116 C/W
LCC	(Still Air) (500LF/Min Air flow)	91 C/W 66 C/W
CERAMIC SOIC	(Still Air) (500LF/Min Air flow)	176 C/W 116 C/W
ThetaJC CERDIP CERPACK LCC CERAMIC SOIC		19 C/W 18 C/W 24 C/W 18 C/W
Package Weight (Typical) CERDIP CERPACK LCC CERAMIC SOIC		TBD TBD TBD 410mg
ESD Tolerance (Note 5)		250V

- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is Pdmax = (Tjmax TA)/ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower.
- Note 3: Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40mA independent of the magnitude of V+. At values of supply voltage in excess of +15Vdc, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.
- Note 4: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3Vdc (at 25 C).
- Note 5: Human body model, 1.5K Ohms in series with 100pF.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: All voltages referenced to device ground.

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Icc Power Supply Current		V+ = 5V				1.2	mA	1, 2,
		V+ = 30V				3.0	mA	1
						4.0	mA	2, 3
Isink	Output Sink Current	V+ = 15V, Vout = 200mV, +Vin = 0V, -Vin = +65mV			12		uA	1
		V+ = 15V, Vout = 2V, +Vin = 0V, -Vin = +65mV			10		mA	1
		VIII - 10 Silly			5		mA	2, 3
Isource	Output Source Current	V+ = 15V, Vout = 2V, +Vin = 0V, -Vin = -65mV				-20	mA	1
						-10	mA	2, 3
Ios	Short Circuit Current	V+ = 5V, Vout = 0V			-60		mA	1
Vio	Input Offset Voltage	V+ = 30V, $Vcm = 0V$			-5	5	mV	1
	VOICage				-7	7	mV	2, 3
		V+ = 30V, Vcm = 28V			-5	5	mV	1
					-7	7	mV	2, 3
		V+ = 5V, Vcm = 0V			-5	5	mV	1
				-7	7	mV	2, 3	
V+ = 30V, Vcm		V+ = 30V, $Vcm = 28.5V$			-5	5	mV	1
CMRR	Common Mode Rejection Ratio	V+ = 30V, Vin = 0V to 28.5V			70		dB	1
<u>+</u> Iib	Input Bias Current	V+ = 5V, Vcm = 0V			-150	10	nA	1
<u>+</u> Iib	Input Bias Current	V+ = 5V, Vcm = 0V			-300	10	nA	2, 3
Iio	Input Offset	V+ = 5V, Vcm = 0V			-30	30	nA	1
Current	Current				-100	100	nA	2, 3
PSRR	Power Supply Rejection Ratio	V+ = 5V to 30V, Vcm = 0V			65		dB	1
Vcm	Common Mode	V+ = 30V				28.5	V	1
	Voltage		1			28	V	2, 3
Avs	Large Signal Gain	V+ = 15V, R1 = 2K Ohms, Vo = 1V to 11V			50		V/mV	4
					25		V/mV	5, 6

Electrical Characteristics

DC PARAMETERS(Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: All voltages referenced to device ground.


SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Voh	Output Voltage High	V+ = 30V, R1 = 2K Ohms			26		V	4, 5, 6
		V+ = 30V, R1 = 10K Ohms			27		V	4, 5, 6
Vol	Output Voltage Low	V+ = 30V, R1 = 10K Ohms				40	mV	4, 5, 6
		V+ = 30V, Isink = 1uA				40	mV	4
						100	mV	5, 6
		V+ = 5V, R1 = 10K Ohms				20	mV	4, 5, 6
	Channel Separation Amp to Amp Coupling	1KHz, 20KHz	2		80		dB	4

Note 1: Guaranteed by Vio tests. Note 2: Guaranteed, not tested

Graphics and Diagrams


GRAPHICS#	DESCRIPTION			
05275HRA3	CERPACK (W), 14 LEAD (B/I CKT)			
05819HRA2	LDLESS CHIP CARRIER, TYPE C, 20 TERMINAL(B/I CKT)			
09173HRA2	CERDIP (J), 14 LEAD (B/I CKT)			
E20ARE	LCC (E), TYPE C, 20 TERMINAL(P/P DWG)			
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)			
P000254A	(blank)			
P000288A	CERDIP (J), 14 LEAD (PINOUT)			
P000318B	LCC (E), 20 LEAD (PINOUT)			
W14BRN	CERPACK (W), 14 LEAD (P/P DWG)			
WG14ARC	CERAMIC SOIC (WG), 14LD (P/P DWG)			

See attached graphics following this page.




SE

B | B



LM124AJ, LM124J 14 - LEAD DIP CONNECTION DIAGRAM TOP VIEW P000288A





LM124AE, LM124E 20 - LEAD LCC CONNECTION DIAGRAM TOP VIEW P000318B



TREVISE AND REDRAW P E.C.N. DATE BYAPP'D	.320±.010 [8.13±0.25]	> ≪	.250,010 .050,015 [6.35,0.38]	×	320 ± 010 [8.13±0.25]	5
385 MAX [9.78] 005 MIN TYP [0.12] 4	£ 8	=	.280 MAX [7.11] GLASS	° /	PIN #1 IDENT 3.	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
. 070+:010 [1.78-0.25] [1.78-0.56] 0.34-:018 [0.86-0.27]						.006 ± .002 TYP > < [0.15 ± 0.05] NOTE 2

NOTES: UNLESS OTHERWISE SPECIFIED.

CONTROLLING DIMENSION IS INCH VALUES IN [] ARE MILLIMETERS

1. LEAD FINISH: SOLDER DIPPED WITH SNGO OR SNG3 SOLDER CONFORMINGT ON MILL-1-38555 TO A MINIMUM THICKNESS OF 200 MICROINCHES/ 5.08 MICROMETRRS. SOLDER MAY BE APPLIED OVER LEAD BASIS METAL OR SN PLATE.

MAXIMUM LIMIT MAY BE INCREASED BY .003 INCHES/ 0.08 MILLIMETERS
AFTER LEAD FINISH APPLIED.
LEAD I IDENTIFICATION SHALL BE:
0) A NOTCH OR OTHER MARK WITHIN THIS AREA
b) A TAB ON LEAD I, EITHER SIDE

Revision History

Rev	ECN #	Rel Date	Originator	Changes
0A0	M0002731	08/24/98	Barbara Lopez	Update MDS: MNLM124-X Rev. 0BL to MNLM124-X Rev. 0A0 Added WG Package to MDS. Added all required graphics and thermal data.
0B1	м0003008	12/15/98	Rose Malone	Updated MDS: MNLM124-X Rev. 0A0 to MNLM124-X Rev. 0B. Updated Burn-In graphcis for all packages. Update Pinout for E package. Added Package Weight section.
0B2	M0003114	05/24/01	Rose Malone	Update MDS: MNLM124-X, REV. 0B1 to MNLM124-X, REV. 0B2.
1A2	M0003809	05/24/01	Rose Malone	Update MDS: MNLM124-X, Rev. 0B2 to MNLM124-X, Rev. 1A2. Moved Controlling Document infomation to Feature Section. Updated Absolute Maximum Ratings Section. CHANGED Electrical Section: Isink Conditions FROM: V = 15V, Vout = 200V, TO: V+ = 15V, Vout = 200V, TO: V+ = 15V, Vout = 200V, TO: V+ = 15V, Vout = 2V, +Vin = 0V, -Vin = -65mV.