SHARP

LH51V2008 2M SRAM

FEATURES

- Access time 85 ns (MAX.)
- Operating current
 - 40 mA (MAX.)
 - 5 mA (MAX. t_{RC} , $t_{WC} = 1$ μs)
- Standby current 45 μA (MAX.)
- Data retention current 1.0 μA (TYP. $V_{CCDR} = 3$ V, $T_A = 25 ^{\circ} C$)
- Single power supply 2.7 V to 3.6 V
- Operating temperature
 - Wide -25°C to +85°C
 - Industrial -40°C to +85°C
- Fully static operation
- · Three-state output
- · Not designed or rated as radiation hardened
- Packaging
 - 32-pin TSOP (TSOP32-P-0813) plastic package
 - 32-pin CSP (CSP32-P-0610) plastic package
- P-type bulk silicon

DESCRIPTION

The LH51V2008 is a static RAM organized as $262,144 \times 8$ -bit which provides low-power standby mode.


It is fabricated using silicon-gate CMOS process technology.

PIN DESCRIPTION


PIN	DESCRIPTION
A ₀ to A ₁₇	Address Inputs
$\overline{\text{CE}}_1$	Chip Enable 1
$\overline{\text{CE}}_2$	Chip Enable 2
WE	Write Enable
ŌĒ	Output Enable
I/O ₁ - I/O ₈	Data Inputs/Outputs
V_{CC}	Power Supply
GND	Ground
NC	Non Connection

APPLICATIONS: Pager PDA Set Top Box Cellular Phone

32-PIN TSOP PINOUT



32-PIN CSP PINOUT



This Product Information is from Specification: MS-J10105D; Issue Date: July 23, 1998.