

FEATURES

- Flash Memory and SRAM
- Stacked Die Chip Scale Package
 - LRS1327 bottom boot block
 - LRS1344 top boot block
- 64-ball 8 mm × 8 mm CSP plastic package
- Power supply: 2.7 V to 3.6 V
- Operating temperature: -40°C to +85°C
- Flash Memory
 - Access time (MAX.): 90 ns
 - Operating current (MAX.):
The current for F-V_{CC} pin
 - Read: 25 mA ($t_{\text{CYCLE}} = 200 \text{ ns}$)
 - Word write: 17 mA
 - Block erase: 17 mA
 - Deep power down current (the current for F-V_{CC} pin):
 - 20 μA (MAX. $F\text{-}\overline{\text{CE}} \geq F\text{-}V_{\text{CC}} - 0.2 \text{ V}$,
 $F\text{-}\overline{\text{RP}} \leq 0.2 \text{ V}$, $F\text{-}V_{\text{PP}} \leq 0.2 \text{ V}$)
 - Optimized array blocking architecture
 - Two 4K-word boot blocks
 - Six 4K-word parameter blocks
 - Fifteen 32K-word main blocks
 - Bottom boot location
 - Extended cycling capability
 - 100,000 block erase cycles
 - Enhanced automated suspend options
 - Word write suspend to read
 - Block erase suspend to word write
 - Block erase suspend to read
- SRAM
 - Access time (MAX.): 85 ns
 - Operating current: 45 mA (MAX.)
 - Standby current: 45 μA (MAX.)
 - Data retention current: 1 μA (MAX.)

DESCRIPTION

The LRS1327/LRS1344 is a combination memory organized as 524,288 × 16-bit flash memory and 65,536 × 16-bit static RAM in one package.

PIN CONFIGURATION




Figure 1. LRS1327/LRS1344 Pin Configuration




Figure 2. LRS1327/LRS1344 Block Diagram

Table 1. Pin Descriptions

PIN	DESCRIPTION	TYPE
A ₀ to A ₁₅	Address Inputs (Common)	Input
F-A ₁₆ to F-A ₁₈	Address Inputs (Flash)	Input
F- $\overline{\text{CE}}$	Chip Enable Input (Flash)	Input
S- $\overline{\text{CE}}$	Chip Enable Input (SRAM)	Input
F- $\overline{\text{WE}}$	Write Enable Input (Flash)	Input
S- $\overline{\text{WE}}$	Write Enable Input (SRAM)	Input
F- $\overline{\text{OE}}$	Output Enable Input (Flash)	Input
S- $\overline{\text{OE}}$	Output Enable Input (SRAM)	Input
S- $\overline{\text{LB}}$	SRAM Byte Enable Input (DQ ₀ to DQ ₇)	Input
S- $\overline{\text{UB}}$	SRAM Byte Enable Input (DQ ₈ to DQ ₁₅)	Input
F- $\overline{\text{RP}}$	Deep Power Down (Flash) Block Erase and Word Write: V _{IH} or V _{HH} Read: V _{IH} or V _{HH} Deep Power Down: V _{IL}	Input
F- $\overline{\text{WP}}$	Write Protect (Flash) Two Boot Blocks Locked: V _{IL} (with F- $\overline{\text{RP}}$ = V _{HH} Erase or Write can operate to all blocks)	Input
F-RY/ $\overline{\text{BY}}$	Ready/Busy (Flash) During an Erase or Write operation: V _{OL} Block Erase and Word Byte Write Suspend: HIGH-Z Deep Power Down: V _{OH}	Open Drain Output
DQ ₀ to DQ ₁₅	Data Input/Outputs (Common)	Input/Output
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (SRAM)	Power
F-V _{PP}	Write, Erase Power Supply (Flash) Block Erase and Word Write: F-V _{PP} = V _{PPLK} All Blocks Locked: F-V _{PP} < V _{PPLK}	
GND	Ground (Common)	Power
NC	No Connection	—
T ₁ to T ₅	Test Pins (Should be Open)	—

Table 2. Truth Table¹

FLASH	SRAM	F- $\overline{\text{CE}}$	F- $\overline{\text{RP}}$	F- $\overline{\text{OE}}$	F- $\overline{\text{WE}}$	S- $\overline{\text{CE}}$	S- $\overline{\text{OE}}$	S- $\overline{\text{WE}}$	S- $\overline{\text{LB}}$	S- $\overline{\text{UB}}$	DQ ₀ - DQ ₁₅	NOTES
Read	Standby	L	H	L	H	H	X	X	X	X	D _{OUT}	2, 3
Output Disable	Standby	L	H	H	H	H	X	X	X	X	HIGH-Z	3
Write	Standby	L	H	H	L	H	X	X	X	X	D _{IN}	2, 3, 4, 5
Standby	Read	H	H	X	X	L	L	H	See Note 6			
	Output Disable	H	H	X	X	L	H	H	X	X	HIGH-Z	
		H	H	X	X	L	X	X	H	H	HIGH-Z	
	Write	H	H	X	X	L	L	L	See Note 6			
Deep Power Down	Read	X	L	X	X	L	L	H	See Note 6			
	Output Disable	X	L	X	X	L	H	H	X	X	HIGH-Z	
		X	L	X	X	L	X	X	H	H	HIGH-Z	
	Write	X	L	X	X	L	L	L	See Note 6			
Standby	Standby	H	H	X	X	H	X	X	X	X	HIGH-Z	3
Deep Power Down	Standby	X	L	X	X	H	X	X	X	X	HIGH-Z	3

NOTES:

1. L = V_{IL}, H = V_{IH}, X = H or L. Refer to DC Characteristics.
2. Refer to the 'Flash Memory Command Definition' section for valid D_{IN} during a write operation.
3. F- $\overline{\text{WP}}$ set to V_{IL} or V_{IH}.
4. Command writes involving block erase or word write are reliably executed when F-V_{PP} = V_{PPH} and F-V_{CC} = 2.7 V to 3.6 V. Block erase or word write with V_{IH} < F- $\overline{\text{RP}}$ < V_{HH} produce spurious results and should not be attempted.
5. Never hold F- $\overline{\text{OE}}$ LOW and F- $\overline{\text{WE}}$ LOW at the same timing.

6. S- $\overline{\text{LB}}$, S- $\overline{\text{UB}}$ control mode. See Table 2a.

Table 2a.

MODE (SRAM)	PINS			
	S- $\overline{\text{LB}}$	S- $\overline{\text{UB}}$	DQ ₀ - DQ ₇	DQ ₈ - DQ ₁₅
Read/Write	L	L	D _{OUT} /D _{IN}	D _{OUT} /D _{IN}
	L	H	D _{OUT} /D _{IN}	HIGH-Z
	H	L	HIGH-Z	D _{OUT} /D _{IN}

Table 3. Command Definition for Flash Memory¹

COMMAND	BUS CYCLES REQUIRED	FIRST BUS CYCLE			SECOND BUS CYCLE			NOTES
		OPERATION ²	ADDRESS ³	DATA ³	OPERATION ²	ADDRESS ³	DATA ³	
Read Array/Reset	1	Write	XA	FFH				
Read Identifier Codes	≥ 2	Write	XA	90H	Read	IA	ID	4
Read Status Register	2	Write	XA	70H	Read	XA	SRD	
Clear Status Register	1	Write	XA	50H				
Block Erase	2	Write	BA	20H	Write	BA	D0H	5
Word Write	2	Write	WA	40H or 10H	Write	WA	WD	5
Block Erase and Word Write Suspend	1	Write	XA	B0H				5
Block Erase and Word Write Resume	1	Write	XA	D0H				5

NOTES:

- Commands other than those shown in table are reserved by SHARP for future device implementations and should not be used.
- BUS operations are defined in Table 2.
- XA = Any valid address within the device; IA = Identifier code address;
BA = Address within the block being erased; WA = Address of memory location to be written;
SRD = Data read from status register; WD = Data to be written at location WA. Data is latched on the rising edge of F-WE or F-CE (whichever goes HIGH first); ID = Data read from identifier codes.
- See Table 4 for Identifier Codes.
- See Table 5 for Write Protection Alternatives.

Table 4. Identifier Codes

CODES	ADDRESS (A ₀ - A ₈)	LRS1327 DATA (DQ ₀ - DQ ₇)	LRS1344 DATA (DQ ₀ - DQ ₇)
Manufacture Code	00000H	B0H	B0H
Device Code	00001H	4BH	60H

Table 5. Write Protection Alternatives

OPERATION	F-V _{PP}	F-RP	F-WP	EFFECT
Block Erase or Word Write	V _{IL}	X	X	All blocks locked
	> V _{PPLK}	V _{IL}	X	All blocks locked
		V _{HH}	X	All blocks unlocked
		V _{IH}	V _{IL}	Two boot blocks locked
		V _{IH}	V _{IH}	All blocks unlocked

Table 6. Status Register Definition

WSMS	ESS	ES	WWS	VPPS	WWSS	DPS	R
7	6	5	4	3	2	1	0

SR.7 = Write State Machine Status (WSMS)

1 = Ready

0 = Busy

SR.6 = Erase Suspend Status (ESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = Erase Status (ES)

1 = Error in Block Erasure

0 = Successful Block Erase

SR.4 = Word Write Status (WWS)

1 = Error in Word Write

0 = Successful Word Write

SR.3 = V_{PP} Status (VPPS)

1 = F- V_{PP} LOW Detect, Operation Abort

0 = F- V_{PP} Okay

SR.2 = Word Write Suspend Status (WWSS)

1 = Word Write Suspended

0 = Word Write in Progress/Completed

SR.1 = Device Protect Status (DPS)

1 = F- \overline{WP} and/or F- \overline{RP} Lock Detected,
Operation Abort

0 = Unlock

SR.0 = Reserved for future enhancements (R)

NOTES:

1. Check $\overline{RY}/\overline{BY}$ or SR.7 to determine block erase or word write completion. SR.6 - SR.0 are invalid while SR.7 = 0.
2. If both SR.5 and SR.4 are '1's after a block erase attempt, an improper command sequence was entered.
3. SR.3 does not provide a continuous indication of F- V_{PP} level. The WSM interrogates and indicates the F- V_{PP} level only after Block Erase or Word Write command sequences. SR.3 is not guaranteed to report accurate feedback only when F- $V_{PP} \neq V_{PPH1}, V_{PPH2}$.
4. The WSM interrogates the F- \overline{WP} and F- \overline{RP} only after Block Erase or Word Write command sequences. It informs the system, depending on the attempted operation, if the F- \overline{WP} is not V_{IH} or F- \overline{RP} is not V_{HH} .
5. SR.0 is reserved for future use and should be masked out when polling the status register.

MEMORY MAP

[A ₀ - A ₁₈]		
7FFFF	32K-WORD MAIN BLOCK	14
78000		
77FFF	32K-WORD MAIN BLOCK	13
70000		
6FFFF	32K-WORD MAIN BLOCK	12
68000		
67FFF	32K-WORD MAIN BLOCK	11
60000		
5FFFF	32K-WORD MAIN BLOCK	10
58000		
57FFF	32K-WORD MAIN BLOCK	9
50000		
4FFFF	32K-WORD MAIN BLOCK	8
48000		
47FFF	32K-WORD MAIN BLOCK	7
40000		
3FFFF	32K-WORD MAIN BLOCK	6
38000		
37FFF	32K-WORD MAIN BLOCK	5
30000		
2FFFF	32K-WORD MAIN BLOCK	4
28000		
27FFF	32K-WORD MAIN BLOCK	3
20000		
1FFFF	32K-WORD MAIN BLOCK	2
18000		
17FFF	32K-WORD MAIN BLOCK	1
10000		
0FFFF	32K-WORD MAIN BLOCK	0
08000		
07FFF	4K-WORD PARAMETER BOOT BLOCK	5
07000		
06FFF	4K-WORD PARAMETER BOOT BLOCK	4
06000		
05FFF	4K-WORD PARAMETER BOOT BLOCK	3
05000		
04FFF	4K-WORD PARAMETER BOOT BLOCK	2
04000		
03FFF	4K-WORD PARAMETER BOOT BLOCK	1
03000		
02FFF	4K-WORD PARAMETER BOOT BLOCK	0
02000		
01FFF	4K-WORD BOOT BLOCK	1
01000		
00FFF	4K-WORD BOOT BLOCK	0
00000		

LRS1327-3

Figure 3. LRS1327 Bottom Boot Memory Map

[A ₀ - A ₁₈]		
7FFFF	4K-WORD BOOT BLOCK	0
78000		
77FFF	4K-WORD BOOT BLOCK	1
70000		
6FFFF	4K-WORD PARAMETER BOOT BLOCK	0
68000		
67FFF	4K-WORD PARAMETER BOOT BLOCK	1
60000		
5FFFF	4K-WORD PARAMETER BOOT BLOCK	2
58000		
57FFF	4K-WORD PARAMETER BOOT BLOCK	3
50000		
4FFFF	4K-WORD PARAMETER BOOT BLOCK	4
48000		
47FFF	4K-WORD PARAMETER BOOT BLOCK	5
40000		
3FFFF	32K-WORD MAIN BLOCK	0
38000		
37FFF	32K-WORD MAIN BLOCK	1
30000		
2FFFF	32K-WORD MAIN BLOCK	2
28000		
27FFF	32K-WORD MAIN BLOCK	3
20000		
1FFFF	32K-WORD MAIN BLOCK	4
18000		
17FFF	32K-WORD MAIN BLOCK	5
10000		
0FFFF	32K-WORD MAIN BLOCK	6
08000		
07FFF	32K-WORD MAIN BLOCK	7
07000		
06FFF	32K-WORD MAIN BLOCK	8
06000		
05FFF	32K-WORD MAIN BLOCK	9
05000		
04FFF	32K-WORD MAIN BLOCK	10
04000		
03FFF	32K-WORD MAIN BLOCK	11
03000		
02FFF	32K-WORD MAIN BLOCK	12
02000		
01FFF	32K-WORD MAIN BLOCK	13
01000		
00FFF	32K-WORD MAIN BLOCK	14
00000		

LRS1327-13

Figure 4. LRS1344 Top Boot Memory Map

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT	NOTES
Supply voltage	V_{CC}	-0.3 to +4.6	V	1, 2
Input voltage	V_{IN}	-0.3 to $V_{CC} + 0.3$	V	1, 2, 3, 4
Operating temperature	T_{OPR}	-40 to +85	°C	
Storage temperature	T_{STG}	-65 to +125	°C	
F- V_{PP} voltage	F- V_{PP}	-0.2 to +14.0	V	1, 4, 5
F- \overline{RP} voltage	F- \overline{RP}	-0.5 to +14.0	V	1, 4, 5

NOTES:

1. The maximum applicable voltage on any pins with respect to GND.
2. Except F- V_{PP} .
3. Except F- \overline{RP} .
4. -2.0 V undershoot is allowed when the pulse width is less than 20 ns.
5. +14.0 V overshoot is allowed when the pulse width is less than 20 ns.

RECOMMENDED DC OPERATING CONDITIONS

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Supply voltage	V_{CC}	2.7	3.0	3.6	V	
Input voltage	V_{IH}	2.0		$V_{CC} + 0.3$	V	1
	V_{IL}	-0.3		0.8	V	2
	V_{HH}	11.4		12.6	V	3

NOTES:

1. V_{CC} is the lower one of S- V_{CC} and F- V_{CC} .
2. -2.0 V undershoot is allowed when the pulse width is less than 20 ns.
3. This voltage is applicable to F- \overline{RP} pin only.

PIN CAPACITANCE

$T_A = 25^{\circ}\text{C}$, $f = 1\text{ MHz}$

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Input capacitance*	C_{IN}	$V_{IN} = 0\text{ V}$			20	pF
I/O capacitance*	$C_{I/O}$	$V_{I/O} = 0\text{ V}$			22	pF

NOTE: * Sampled by not 100% tested.

DC CHARACTERISTICS

 $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$

PARAMETER		SYMBOL	CONDITION	MIN.	TYP. ¹	MAX.	UNIT	NOTES
Input leakage current		I _{LI}	V _{IN} = V _{CC} or GND	-1.5		+1.5	μA	
Output leakage current		I _{LO}	V _{OUT} = V _{CC} or GND	-1.5		+1.5	μA	
F-V _{CC}	Standby Current	I _{CCS}	F- \overline{CE} = F- \overline{RP} = F-V _{CC} ± 0.2 V F- \overline{WP} = F-V _{CC} ± 0.2 V or F-GND ± 0.2 V		25	50	μA	2
			F- \overline{CE} = F- \overline{RP} = V _{IH} , F- \overline{WP} = V _{IH} or V _{IL}		0.2	2	mA	2
	Deep PowerDown Current	I _{CCD}	F- \overline{RP} = F-GND ± 0.2 V, I _{OUT} (F-RY/BY) = 0 mA		5	20	μA	
	Read Current	I _{CCR}	CMOS input, F- \overline{CE} = F-GND, f = 5 MHz, I _{OUT} = 0 mA		15	25	mA	3, 4
			TTL input, F- \overline{CE} = F-GND, f = 5 MHz, I _{OUT} = 0 mA			30	mA	3, 4
	Word Write Current	I _{CCW}	F-V _{PP} = V _{PPH}		5	17	mA	
	Block Erase Current	I _{CCE}	F-V _{PP} = V _{PPH}		4	17	mA	
	Word Write Block Erase Suspend Current	I _{CCWS} I _{CCES}	F- \overline{CE} = V _{IH}		1	6	mA	
F-V _{PP}	Standby or Read Current	I _{PPS} I _{PPR}	F-V _{PP} = F-V _{CC}		±2	±15	μA	
			F-V _{PP} > F-V _{CC}		10	200	μA	
	Deep Power Down Current	I _{PPD}	F- \overline{RP} = F-GND ± 0.2 V		0.1	5	μA	
	Word Write Current	I _{PPW}	F-V _{PP} = V _{PPH}		12	40	mA	
	Block Erase Current	I _{PPE}	F-V _{PP} = V _{PPH}		8	25	mA	
S-V _{CC}	Standby Current	I _{SB} I _{SB1}	S- \overline{CE} ≥ S-V _{CC} - 0.2 V		25	45	μA	
			S- \overline{CE} = V _{IH}			3	mA	
	Operation Current	I _{CC1} I _{CC2}	S- \overline{CE} = V _{IL} , V _{IN} = V _{IL} or V _{IH} , t _{CYCLE} = MIN., I _{IO} = 0 mA		0.5	45	mA	
			S- \overline{CE} ≤ 0.2 V, V _{IN} = S-V _{CC} - 0.2 V, or 0.2 V, t _{CYCLE} = 1 μs, I _{IO} = 0 mA			5	mA	
Input LOW Voltage		V _{IL}		-0.3		0.8	V	
Input HIGH Voltage		V _{IH}		2.0		V _{CC} + 0.3	V	
Output LOW Voltage		V _{OL}	I _{OL} = 2.0 mA			0.4	V	2
Output HIGH Voltage (TTL)		V _{OH1}	I _{OH} = -1.0 mA	2.4			V	2
Output HIGH Voltage (CMOS)		V _{OH2}	I _{OH} = -2.0 mA	0.85 V _{CC}			V	2
			I _{OH} = 100 μA	V _{CC} - 0.4			V	2
F-V _{PP} Lockout during Normal Operations		V _{PPLK}				1.5	V	5
F-V _{PP} Word Write or Block Erase Operations		V _{PPH}		2.7		3.6	V	
F-V _{CC} Lockout Voltage		V _{LKO}		2.0			V	
F- \overline{RP} Unlock Voltage		V _{HH}	Unavailable F- \overline{WP}	11.4		12.6	V	6

NOTES:

- Reference values at $V_{CC} = 3.0 \text{ V}$ and $T_A = +25^{\circ}\text{C}$.
- Includes F- RY/BY .
- Automatic Power Savings (APS) for Flash Memory reduces typical I_{CCR} to 3 mA at 2.7 V V_{CC} in static operation.
- CMOS inputs are either $V_{CC} \pm 0.2 \text{ V}$ or $\text{GND} \pm 0.2 \text{ V}$. TTL inputs are either V_{IL} or V_{IH} .
- Block erases and word writes are inhibited when $F-V_{PP} \leq V_{PPLK}$ and not guaranteed in the range between V_{PPLK} (MAX.) and V_{PPH} (MIN.), and above V_{PPH} (MAX.).
- F- \overline{RP} connection to a V_{HH} supply is allowed for a maximum cumulative period of 80 hours.

FLASH MEMORY AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITION
Input pulse level	0 V to 2.7 V
Input rise and fall time	5 ns
Input and Output timing reference level	1.35 V
Output load	1TTL + C _L (30 pF)

Read Cycle

T_A = -40°C to +85°C, V_{CC} = 2.7 V to 3.6 V

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Read Cycle Time	t _{AVAV}	90		ns
Address to Output Delay	t _{AVQV}		90	ns
F- $\overline{\text{CE}}$ to Output Delay*	t _{ELQV}		90	ns
F- $\overline{\text{RP}}$ HIGH to Output Delay	t _{PHQV}		600	ns
F- $\overline{\text{OE}}$ to Output Delay*	t _{GLQV}		50	ns
F- $\overline{\text{CE}}$ to Output in LOW Z	t _{ELQX}	0		ns
F- $\overline{\text{CE}}$ HIGH to Output in HIGH-Z	t _{EHQZ}		55	ns
F- $\overline{\text{OE}}$ to Output in LOW Z	t _{GLQX}	0		ns
F- $\overline{\text{OE}}$ HIGH to Output in HIGH-Z	t _{GHQZ}		20	ns
Output Hold from Address, F- $\overline{\text{CE}}$ or F- $\overline{\text{OE}}$ change, whichever occurs first	t _{OH}	0		ns

NOTE: *F- $\overline{\text{OE}}$ may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of F- $\overline{\text{OE}}$ without impact on t_{ELQV}.

Write Cycle (F-WE Controlled)¹

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 2.7\text{ V}$ to 3.6 V

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTES
Write Cycle Time	t_{AVAV}	90		ns	
F-RP HIGH Recovery to F-WE going to LOW	t_{PHWL}	1		μs	
F-CE Setup to F-WE going LOW	t_{ELWL}	10		ns	
F-WE Pulse Width	t_{WLWH}	50		ns	
F-RP V_{HH} Setup to F-WE going HIGH	t_{PHHWH}	100		ns	
F-WP V_{IH} Setup to F-WE going HIGH	t_{SHWH}	100		ns	
F-VPP Setup to F-WE going HIGH	t_{VPWH}	100		ns	
Address Setup to F-WE going HIGH	t_{AVWH}	50		ns	2
Data Setup to F-WE going HIGH	t_{DVWH}	50		ns	2
Data Hold from F-WE HIGH	t_{WHDH}	0		ns	
Address Hold from F-WE HIGH	t_{WHAX}	0		ns	
F-CE Hold from F-WE HIGH	t_{WHEH}	10		ns	
F-WE Pulse Width HIGH	t_{WHWL}	30		ns	
F-WE HIGH to F-RY/BY going LOW	t_{WHRL}		100	ns	
Write Recovery before Read	t_{WHGL}	0		ns	
F-VPP Hold from Valid SRD, F-RY/BY HIGH Z	t_{QVVL}	0		ns	
F-RP V_{HH} Hold from Valid SRD, F-RY/BY HIGH Z	t_{QVPH}	0		ns	
F-WP V_{IH} Hold from Valid SRD, F-RY/BY HIGH	t_{QVSL}	0		ns	

NOTES:

1. Read timing characteristics during block erase and word write operations are the same as during read-only operations. Refer to AC Characteristics for Read Cycle.
2. Refer to the 'Flash Memory Command Definition' section for valid A_{IN} and D_{IN} for block erase or word write.

Write Cycle (F- $\overline{\text{CE}}$ Controlled)¹ $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 2.7\text{ V}$ to 3.6 V

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTES
Write Cycle Time	t_{AVAV}	90		ns	
F- $\overline{\text{RP}}$ HIGH Recovery to F- $\overline{\text{CE}}$ going to LOW	t_{PHEL}	1		μs	
F- $\overline{\text{WE}}$ Setup to F- $\overline{\text{CE}}$ going LOW	t_{WLEL}	0		ns	
F- $\overline{\text{CE}}$ Pulse Width	t_{ELEH}	60		ns	
F- $\overline{\text{rP}}$ V_{HH} Setup to F- $\overline{\text{CE}}$ going HIGH	t_{PHHEH}	100		ns	
F- $\overline{\text{WP}}$ V_{IH} Setup to F- $\overline{\text{CE}}$ going HIGH	t_{SHEH}	100		ns	
F- V_{PP} Setup to F- $\overline{\text{CE}}$ going HIGH	t_{VPEH}	100		ns	
Address Setup to F- $\overline{\text{CE}}$ going HIGH	t_{AVEH}	50		ns	
Data Setup to F- $\overline{\text{CE}}$ going HIGH	t_{DVEH}	50		ns	2
Data Hold from F- $\overline{\text{CE}}$ HIGH	t_{EHDH}	0		ns	2
Address Hold from F- $\overline{\text{CE}}$ HIGH	t_{EHAX}	0		ns	
F- $\overline{\text{WE}}$ Hold from F- $\overline{\text{CE}}$ HIGH	t_{EHWH}	0		ns	
F- $\overline{\text{CE}}$ Pulse Width HIGH	t_{EHEL}	20		ns	
F- $\overline{\text{CE}}$ HIGH to F-RY/ $\overline{\text{BY}}$ going LOW	t_{EHRL}		100	ns	
Write Recovery before Read	t_{EHGL}	0		ns	
F- V_{PP} Hold from Valid SRD, F-RY/ $\overline{\text{BY}}$ HIGH Z	t_{QVVL}	0		ns	
F- $\overline{\text{RP}}$ V_{HH} Hold from Valid SRD, F-RY/ $\overline{\text{BY}}$ HIGH	t_{QVPH}	0		ns	
F- $\overline{\text{WP}}$ V_{IH} Hold from Valid SRD, F-RY/ $\overline{\text{BY}}$ HIGH	t_{QVSL}	0		ns	

NOTES:

- Read timing characteristics during block erase and word write operations are the same as during read-only operations. Refer to AC Characteristics for Read Cycle.
- Refer to the 'Flash Memory Command Definition' section for valid A_{IN} and D_{IN} for block erase or word write.

Block Erase and Word Write Performance $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 2.7\text{ V}$ to 3.6 V

SYMBOL	PARAMETER	$V_{\text{PP}} = 2.7\text{ V to }3.6\text{ V}$			$V_{\text{PP}} = 11.4\text{ V to }12.6\text{ V}$			UNIT	NOTES
		MIN.	TYP. ¹	MAX.	MIN.	TYP. ¹	MAX.		
t_{WHQV1} t_{EHQV1}	Word Write Time 32K-word Block		44.6			12.6		μs	2
	Word Write Time 4K-word Block		45.9			24.5		μs	2
	Block Write Time 32K-word Block		1.46			0.42		s	2, 3
	Block Write Time 4K-word Block		0.19			0.11		s	2, 3
t_{WHQV2} t_{EHQV2}	Block Erase Time 32K-word Block		1.14			0.51		s	2
	Block Erase Time 4K-word Block		0.38			0.31		s	2
t_{WHRZ1} t_{EHRZ1}	Word Write Suspend Latency Time to Read		7	8	8	6	7	μs	
t_{WHRZ2} t_{EHRZ2}	Erase Suspend Latency Time to Read		18	22	22	11	14	μs	

NOTES:

- Reference values at $T_A = +25^\circ\text{C}$ and $V_{CC} = 3.0\text{ V}$, $V_{\text{PP}} = 3.0\text{ V}$ or $V_{CC} = 3.0\text{ V}$, $V_{\text{PP}} = 12.0\text{ V}$. Subject to change based on device characterization.
- Excludes system-level overhead.
- All values are in word mode ($\overline{\text{BYTE}} = V_{\text{IH}}$). At byte mode ($\overline{\text{BYTE}} = V_{\text{IL}}$), those values are doubled.
- Sampled but not 100% tested.

FLASH MEMORY AC CHARACTERISTICS TIMING DIAGRAMS






Figure 5. Read Cycle Timing Diagram

**NOTES:**

1. V_{CC} power-up and standby.
2. Write block erase or word write setup.
3. Write block erase confirm or valid address and data.
4. Automated erase or program delay.
5. Read status register data.
6. Write Read Array command.

LRS1327-5

Figure 6. Write Cycle Timing Diagram (F-WE Controlled)

**NOTES:**

1. V_{CC} power-up and standby.
2. Write block erase or word write setup.
3. Write block erase confirm or valid address and data.
4. Automated erase or program delay.
5. Read status register data.
6. Write Read Array command.

LRS1327-6

Figure 7. Write Cycle Timing Diagram (F-CE Controlled)

RESET OPERATIONS

T_A = -40°C to +85°C, V_{CC} = 2.7 V to 3.6 V

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTES
F- $\overline{\text{RP}}$ Pulse LOW Time (if F- $\overline{\text{RP}}$ is tied to V _{CC} , this specification is not applicable).	t _{PLPH}	100		ns	
F- $\overline{\text{RP}}$ LOW to Reset during Block Erase or Word Write	t _{PLRZ}		22	μs	1, 2
F-V _{CC} 2.7 V to F- $\overline{\text{RP}}$ HIGH	t _{VPH}	100		ns	3

NOTES:

- 1. If F- $\overline{\text{RP}}$ is asserted while a block erase or word write operations is not executing, the reset will complete with 100 ns.
- 2. A reset time t_{PHQV} is required from the later of F-RY/ $\overline{\text{BY}}$ going HIGH Z of F- $\overline{\text{RP}}$ going HIGH until outputs are valid.
- 3. When the device power-up, holding F- $\overline{\text{RP}}$ LOW minimum 100 ns is required after V_{CC} has been in predefined range and also has been stable there.




Figure 8. AC Waveform for Reset Operation

SRAM AC ELECTRICAL CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITION
Input pulse level	0.6 V to 2.4 V
Input rise and fall time	5 ns
Input and Output timing reference level	1.4 V
Output load*	1TTL + C _L (30 pF)

NOTE: * Including scope and jig capacitance.

Read Cycle

T_A = -40°C to +85°C, V_{CC} = 2.7 V to 3.6 V

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Read Cycle Time	t _{RC}	85		ns
Address Access Time	t _{AA}		85	ns
Chip Enable Access Time (S- $\overline{\text{CE}}$)	t _{ACE}		85	ns
Byte Enable Access Time	t _{BE}		85	ns
Output Enable to Output Valid	t _{OE}		45	ns
Output hold from address change	t _{OH}	10		ns
S- $\overline{\text{CE}}$ LOW to Output Active*	t _{LZ}	10		ns
S- $\overline{\text{OE}}$ LOW to Output Active*	t _{OLZ}	5		ns
S- $\overline{\text{UB}}$ or S- $\overline{\text{LB}}$ LOW to Output in HIGH Impedance*	t _{BLZ}	5		ns
S- $\overline{\text{CE}}$ HIGH to Output in HIGH Impedance*	t _{HZ}	0	40	ns
S- $\overline{\text{OE}}$ HIGH to Output in HIGH Impedance*	t _{OHZ}	0	35	ns
S- $\overline{\text{UB}}$ or S- $\overline{\text{LB}}$ HIGH to Output Active*	t _{BHZ}	0	35	ns

NOTE: * Active output to HIGH impedance and HIGH impedance to output active tests specified for a ± 200 mV transition from steady state levels into the test load.

Write Cycle

T_A = -40°C to +85°C, V_{CC} = 2.7 V to 3.6 V

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Write Cycle Time	t _{WC}	85		ns
Chip Enable to End of Write	t _{CW}	75		ns
Address Valid to End of Write	t _{AW}	75		ns
Byte Enable Access Time	t _{BW}	75		ns
Address Setup Time	t _{AS}	0		ns
Write Pulse Width	t _{WP}	65		ns
Write Recovery Time	t _{WR}	0		ns
Input Data Setup Time	t _{DW}	35		ns
Input Data Hold Time	t _{DH}	0		ns
S- $\overline{\text{WE}}$ HIGH to Output Active*	t _{OW}	5		ns
S- $\overline{\text{WE}}$ LOW to Output in HIGH Impedance*	t _{WZ}	0	40	ns

NOTE: * Active output to HIGH impedance and HIGH impedance to output active tests specified for a ± 200 mV transition from steady state levels into the test load.

SRAM AC CHARACTERISTICS TIMING DIAGRAMS






Figure 9. Read Cycle Timing Diagram

**NOTES:**

1. A write occurs during the overlap of a LOW $\overline{S-CE}$, LOW $\overline{S-WE}$ and LOW $\overline{S-UB}$ or LOW $\overline{S-LB}$.
2. t_{CW} is measured from the later of going LOW $\overline{S-CE}$ to the end of write.
3. t_{BW} is measured from the later of going LOW $\overline{S-UB}$ or LOW $\overline{S-LB}$ to the end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applies in case a write ends at $\overline{S-CE}$ or $\overline{S-WE}$ going HIGH.
6. During this period, DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
7. If $\overline{S-CE}$ goes LOW simultaneously with $\overline{S-WE}$ going LOW or after $\overline{S-WE}$ going LOW, the outputs remain in HIGH impedance state.
8. If $\overline{S-CE}$ goes HIGH simultaneously with $\overline{S-WE}$ going HIGH or before $\overline{S-WE}$ going HIGH, the outputs remain in HIGH impedance state.

1327-9


Figure 10. Write Cycle Timing Diagram ($\overline{S-WE}$ Controlled)

**NOTES:**

1. A write occurs during the overlap of a LOW $\overline{S-CE}$, LOW $\overline{S-WE}$ and LOW $\overline{S-UB}$ or LOW $\overline{S-LB}$.
2. t_{CW} is measured from the later of going LOW $\overline{S-CE}$ to the end of write.
3. t_{BW} is measured from the later of going LOW $\overline{S-UB}$ or LOW $\overline{S-LB}$ to the end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applies in case a write ends at $\overline{S-CE}$ or $\overline{S-WE}$ going HIGH.
6. During this period, DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
7. If $\overline{S-CE}$ goes LOW simultaneously with $\overline{S-WE}$ going LOW or after $\overline{S-WE}$ going LOW, the outputs remain in HIGH impedance state.
8. If $\overline{S-CE}$ goes HIGH simultaneously with $\overline{S-WE}$ going HIGH or before $\overline{S-WE}$ going HIGH, the outputs remain in HIGH impedance state.

1327-10

Figure 11. Write Cycle Timing Diagram ($\overline{S-CE}$ Controlled)

**NOTES:**

1. A write occurs during the overlap of a LOW $\overline{S-CE}$, LOW $\overline{S-WE}$ and LOW $\overline{S-UB}$ or LOW $\overline{S-LB}$.
2. t_{CW} is measured from the later of going LOW $\overline{S-CE}$ to the end of write.
3. t_{BW} is measured from the later of going LOW $\overline{S-UB}$ or LOW $\overline{S-LB}$ to the end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applies in case a write ends at $\overline{S-CE}$ or $\overline{S-WE}$ going HIGH.
6. During this period, DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
7. If $\overline{S-CE}$ goes LOW simultaneously with $\overline{S-WE}$ going LOW or after $\overline{S-WE}$ going LOW, the outputs remain in HIGH impedance state.
8. If $\overline{S-CE}$ goes HIGH simultaneously with $\overline{S-WE}$ going HIGH or before $\overline{S-WE}$ going HIGH, the outputs remain in HIGH impedance state.

1327-11

Figure 12. Write Cycle Timing ($\overline{S-UB}$, $\overline{S-LB}$ Controlled)

SRAM DATA RETENTION CHARACTERISTICS

T_A = -40°C to +85°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.*	MAX.	UNIT
Data Retention Supply Voltage	V _{CCDR}	S-CE ≥ V _{CCDR} - 0.2 V	2.0		3.6	V
Data Retention Supply Current	I _{CCDR}	V _{CCDR} = 3 V, S-CE ≥ V _{CCDR} - 0.2 V			35	μA
Chip Enable Setup Time	t _{CDR}		0			ns
Chip Enable Hold Time	t _R		5			ms

NOTES: * Reference value at T_A = 25°C, S-V_{CC} = 3.0 V.




Figure 13. Data Retention Timing Diagram (S- $\overline{\text{CE}}$ Controlled)

GENERAL DESIGN GUIDELINES

Supply Power

Maximum difference (between $F\text{-}V_{CC}$ and $S\text{-}V_{CC}$) of the voltage is less than 0.3 V.

Power Supply and Chip Enable of Flash Memory and SRAM

$S\text{-}\overline{CE}$ should not be LOW when $F\text{-}\overline{CE}$ is LOW simultaneously.

If the two memories are active together, they may not operate normally because of interference noises or data collision on DQ bus.

Both $F\text{-}V_{CC}$ and $S\text{-}V_{CC}$ need to be applied by the recommended supply voltage at the same time except SRAM data retention mode.

Power Up Sequence

When turning on Flash memory power supply, keep $F\text{-}\overline{RP}$ LOW. After $F\text{-}V_{CC}$ reaches over 2.7 V, keep $F\text{-}\overline{RP}$ LOW for more than 100 ns.

Device Decoupling

The power supply needs to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals ($F\text{-}\overline{CE}$, $S\text{-}\overline{CE}$).

FLASH MEMORY DATA PROTECTION

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems.

Such noises, when induced onto $F\text{-}\overline{WE}$ signal or power supply may be interpreted as false commands, causing undesired memory updating.

To protect the data store in the flash memory against unwanted overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate.

Protecting Data in Specific Block

By setting a $F\text{-}\overline{WP}$ to LOW, only the boot block can be protected against overwriting.

Parameter and main blocks cannot be locked.

System program, etc., can be locked by storing them in the boot block.

When a high voltage is applied to $F\text{-}\overline{RP}$, overwrite operation is enabled for all blocks.

For further information on setting/resetting of block bit, and controlling of $F\text{-}\overline{WP}$ and $F\text{-}\overline{RP}$, refer to the specification, see the Command Definitions section.

Data Protection Through V_{PP}

When the level of V_{PP} is lower than V_{PPLK} (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.

For the lockout voltage refer to the 'DC Characteristics' section.

Data Protection During Voltage Transition

DATA PROTECTION THROUGH $F\text{-}\overline{RP}$

When the $F\text{-}\overline{RP}$ is kept LOW during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks

For details of $F\text{-}\overline{RP}$ control refer to the 'Flash Memory AC Electrical Characteristics' section.

DESIGN CONSIDERATIONS

Power Supply Decoupling

To avoid a bad effect on the system by flash memory power switching characteristics, each device should have a 0.1 μ F ceramic capacitor connected between its V_{CC} and GND and between its V_{PP} and GND. LOW inductance capacitors should be placed as close as possible to package leads.

V_{PP} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V_{PP} Power Supply trace. Use similar trace widths and layout considerations given to the V_{CC} power bus.

The Inhibition of Overwrite Operation

Please do not execute reprogramming '0' for the bit which has already been programmed '0'. Overwrite operation may generate unerasable bit. In case of reprogramming '0' to the data which has been programmed '1'.

- Program '0' for the bit in which you want to change data from '1' to '0'.
- Program '1' for the bit which has already been programmed '0'.


For example, changing data from '101110110111101' to '1010110110111100' requires '111011111111110' programming.

Power Supply

Block erase, full chip erase, word write and lock-bit configuration with an invalid V_{PP} (see 'DC Characteristics') produce spurious results and should not be attempted. Device operations at invalid V_{CC} voltage produce spurious results and should not be attempted.

OUTLINE DIMENSIONS

FBGA064-P-0808



NOTES:

1. Land hole diameter for ball mounting.
2. Dimensions are in mm.

64FBGA

LIFE SUPPORT POLICY

SHARP components should not be used in medical devices with life support functions or in safety equipment (or similar applications where component failure would result in loss of life or physical harm) without the written approval of an officer of the SHARP Corporation.

LIMITED WARRANTY

SHARP warrants to its Customer that the Products will be free from defects in material and workmanship under normal use and service for a period of one year from the date of invoice. Customer's exclusive remedy for breach of this warranty is that SHARP will either (i) repair or replace, at its option, any Product which fails during the warranty period because of such defect (if Customer promptly reported the failure to SHARP in writing) or, (ii) if SHARP is unable to repair or replace, refund the purchase price of the Product upon its return to SHARP. This warranty does not apply to any Product which has been subjected to misuse, abnormal service or handling, or which has been altered or modified in design or construction, or which has been serviced or repaired by anyone other than Sharp. The warranties set forth herein are in lieu of, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will Sharp be liable, or in any way responsible, for any incidental or consequential economic or property damage.

The above warranty is also extended to Customers of Sharp authorized distributors with the following exception: reports of failures of Products during the warranty period and return of Products that were purchased from an authorized distributor must be made through the distributor. In case Sharp is unable to repair or replace such Products, refunds will be issued to the distributor in the amount of distributor cost.

SHARP reserves the right to make changes in specifications at any time and without notice. SHARP does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied.

SHARP®**NORTH AMERICA**

SHARP Microelectronics
of the Americas
5700 NW Pacific Rim Blvd.
Camas, WA 98607, U.S.A.
Phone: (360) 834-2500
Telex: 49608472 (SHARPCAM)
Facsimile: (360) 834-8903
<http://www.sharpsma.com>

EUROPE

SHARP Electronics (Europe) GmbH
Microelectronics Division
Sonninstraße 3
20097 Hamburg, Germany
Phone: (49) 40 2376-2286
Facsimile: (49) 40 2376-2232
<http://www.sharpmc.com>

ASIA

SHARP Corporation
Integrated Circuits Group
2613-1 Ichinomoto-Cho
Tenri-City, Nara, 632, Japan
Phone: +81-743-65-1321
Facsimile: +81-743-65-1532
<http://www.sharp.co.jp>