

L8C211/221/231/241

512/1K/2K/4K x 9-bit Synchronous FIFO

FEATURES

- ☐ First-In/First-Out (FIFO) using **Dual-Port Memory**
- ☐ Write and Read Clocks can be synchronous or asynchronous
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns Cycle Time
- ☐ Empty and Full Warning Flags
- ☐ Programmable Almost-Empty and Almost-Full Warning Flags
- ☐ Plug Compatible with IDT722x1
- ☐ Package Styles Available:
 - 32-pin Plastic LCC, J-Lead

DESCRIPTION

The L8C211, L8C221, L8C231, and L8C241 are synchronous dual-port First-In/First-Out (FIFO) memories. The FIFO memory products are organized as:

L8C211 — 512 x 9-bit L8C221 — 1024 x 9-bit


L8C231 — 2048 x 9-bit

L8C241 — 4096 x 9-bit

Each device utilizes a special algorithm that loads and empties data on a first-in/first-out basis. Full and Empty Flags are provided to prevent data overflow and underflow. Prøgrammable Almost Full and Almost Empty Flags are provided and may be programmed to trigger at any position in the memory array.

The read and write operations are internally sequential through the use of ring pointers. No address information is required to load and unload data. Data present at the input port is written to the FIFO if the Write Clock is pulsed when the device is enabled for writing Data is read from the FIFO if the Read Clock is pulsed when the device is enabled for reading. Multiple FIFOs can be connected together to expand the word width and depth.

These FIFOs are designed to have the fastest data access possible. Even in løwer cycle time applications, faster access time can eliminate timing bottlenecks as well as leave enough margin to allow the use of the devices without external bus drivers.



1

512/1K/2K/4K x 9-bit Synchronous FIFO

SIGNAL DEFINITIONS

Power

Vcc and GND

+5 V power supply. All pins must be connected.

Clocks

WCLK — Write Clock

Data present on D8-0 is written into the FIFO on the rising edge of WCLK when the FIFO is configured for writing. The Full Flag (FF) and the Programmable Almost-Full Flag (PAF) are synchronized to the rising edge of WCLK.

RCLK — Read Clock

Data is read from the FIFO and presented on the output port (Q8-0) after tD has elapsed from the rising edge of RCLK if the FIFO is configured for reading and if the output port is enabled. The Empty Flag (EF) and the Programmable Almost-Empty Flag (PAE) are synchronized to the rising edge of RCLK. The Write and Read Clocks can be tied together and driven by the same external clock or they may be controlled by seperate external clocks.

Inputs

 \overline{RS} — Reset

A reset occurs when RS is set LOW. A reset is required after power up before a write operation can take place. During reset, the internal read and write pointers are set to the first physical location, the output register is initialized to zero, the offset registers are initialized to their detault values (0007H), the Empty Flag (EF) and Programmable Almost-Empty Flag (PAE) are set LOW, the Full Flag (FF) and Programmable Almost-Full Flag (PAF) are set HIGH, and the WEN2/LD signal is configured.

WEN1 — Write Enable 1

If the FIFO is configured to allow loading of the offset registers, WEN1 is the only write enable. If WEN1 is LOW, data on D8-0 is written to the FIFO on the rising edge of WCLK. If WEN1 and LD are LOW, data on D8-0 is written to the programmable offset registers as defined in the WEN2/LD section. If the FIFO is configured to have two write enables, data on D8-0 is written to the FIFO on the rising edge of WCLK if WEN1 is LOW and WEN2 is HIGH. When the FIFO is full, WEN1 is ignored except when loading the offset registers.

WEN2/LD — Write Enable 2/Load

The function of this signal is defined during reset. If during reset WEN2/ \$\overline{LD}\$ is HIGH, this signal functions as a second write enable (WEN2). WEN2 is used when depth expansion is needed (see Depth Expansion Mode Section). If during reset WEN2/\$\overline{LD}\$ is LOW, this signal functions as an offset register load/read control. When WEN2/\$\overline{LD}\$ is configured to be a write enable, data on D8-0 is written to the \$\overline{PIFO}\$ on the rising edge of WCLK if \$\overline{WEN1}\$ is LOW and \$WEN2\$ is HIGH. When the \$\overline{FIFO}\$ is full, WEN2 is ignored.

FIGURE 1. OFFSET REGISTERS

L	L8C211 OFFSET REGISTERS											
8 7 6 5 4 3 2 1 0												
PAE LSB	X	Ęř	Æ6	E ₅	Æ4	Ез	E2	E1	Eo			
PAE MSB	Х	X	X	X	X	Х	Х	Х	E8			
PAF LSB	Х	F7	F-6	F 5	F4	F3	F2	F1	Fo			
PAF MSB	Χ	Χ	/X)	Χ	Х	Χ	Χ	Χ	F8			

	Lac221 OFFSET REGISTERS												
\													
PAE LSB	Х	E7	E6	E ₅	E4	Ез	E2	E1	Eo				
PAE MSE	Х	Х	Х	Х	Х	Х	Х	E9	E8				
PAF LSB	Х	F7	F6	F5	F4	F3	F2	F1	F ₀				
PAF MSB	Χ	Χ	Χ	Χ	Χ	Χ	Χ	F9	F8				

L	L8C231 OFFSET REGISTERS											
8 7 6 5 4 3 2 1 0												
PAE LSB	Х	E7	E6	E ₅	E4	Ез	E2	E1	E ₀			
PAE MSB	Х	Х	Х	Х	Х	Х	E10	E9	E8			
PAF LSB	Х	F7	F6	F5	F4	F3	F2	F1	F ₀			
PAF MSB	Χ	Х	Χ	Х	Χ	Χ	F10	F9	F8			

L	BC24	1 OF	FSE	T RE	GIST	ERS	;						
8 7 6 5 4 3 2 1 0													
PAE LSB	Х	E7	E6	E ₅	E4	Ез	E2	E1	E ₀				
PAE MSB	Х	Х	Х	Х	Х	E11	E10	E9	E8				
PAF LSB	Х	F7	F6	F5	F4	F3	F2	F1	Fo				
PAF MSB	Х	Х	Х	Х	Х	F11	F10	F9	F8				

E0/F0 are the least significant bits.

X = Don't Care.



512/1K/2K/4K x 9-bit Synchronous FIFO

When WEN2/ $\overline{\text{LD}}$ is configured to be an offset register load/read control, it is possible to write to or read from the offset registers. The values stored in the offset registers determine how the Programmable Almost-Empty (PAE) and Programmable Almost-Full (PAF) Flags operate (see PAE and PAF sections). There are four 9-bit offset registers. Two are used to control the Programmable Almost-Empty Flag and two are used to control the Programmable Almost-Full Flag (see Figure 1). Data on D8-0 is written to an offset register on the rising edge of WCLK if \overline{LD} and $\overline{WEN1}$ are LOW. After reset, data is written to the offset registers in the following order: PAE LSB, PAE MSB, PAF LSB, PAF MSB. After the PAF MSB register has been loaded, the sequence repeats starting with the PAE LSB register. If register loading is stopped, the next register in sequence will be loaded when the next register write occurs. If LD, REN1, and REN2 are LOW, data is read from an offset register and presented on Q8-0 (if the output port is enabled) after tD has elapsed from the rising edge of RCLK. The offset registers are read in the same order they are written to. It is not possible to read from and write to the offset registers at the same time

REN1, REN2 — Read Enables 1 and 2

Data is read from the FIFO and presented on Q8-0 after tD has elapsed from the rising edge of RCLK if REN1 and REN2 are LOW and if the output port is enabled. If either Read Enable goes HIGH, the last value loaded in the output register will remain unchanged. The Read Enable signals are ignored when the FIFO is empty.

D8-0 — Data Input

D8-0 is the 9-bit registered data input port.

OE — Output Enable

When \overline{OE} is LOW, the output port (Q8-0) is enabled for output. When \overline{OE} is HIGH, Q8-0 is placed in a high-impedance state. The flag outputs are not affected by \overline{OE} .

Outputs

Q8-0 — Data Output

Q8-0 is the 9-bit registered data output port.

FF — Full Flag

The Full Flag goes LOW when the FIFO is full of data. When FF is LOW, the FIFO can not be written to. The Full Flag is synchronized to the rising edge of WCLK.

EF — Empty Flag

The Empty Flag goes LOW when the read pointer is equal to the write pointer, indicating that the FIFO is empty. When EF is LOW, read operations can not be performed. The Empty Flag is synchronized to the rising edge of RCLK.

PAF — Programmable Almost-Full Flag

PAF goes LOW when the write pointer is (Full N) locations ahead of the read pointer. N is the value stored in the PAF offset register and has a default value of 7. PAF is synchronized to the rising edge of WCLK.

PAE — Programmable Almost-Empty Flag

PAE goes HIGH when the write pointer is (N + 1) locations ahead of the read pointer. N is the value stored in the PAE offset register and has a default value of 7. PAE is synchronized to the rising edge of RCLK.

OPERATING MODES

Single Device Mode

A single FIFO may be used when the application requirements are for the number of words in a single device.

Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Any word width can be attained by adding the appropriate number of FIFOs. Status flags can be morntored from any one of the devices.

Depth Expansion Mode

The FIFOs can easily be adapted to applications where the requirements are for greater than the number of words in a single device. If the FIFOs are configured to use WEN2 and external logic is used to direct the flow of data into the cascaded FIFOs, depth expansion can be accomplished.



512/1K/2K/4K x 9-bit Synchronous FIFO

AXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2)	
Storage temperature Operating ambient temperature Vcc supply voltage with respect to ground	0°C to +70°C
Input signal with respect to ground	0.5 V to +7.0 V
Signal applied to high impedance output Output current into low outputs	

_	
OPERATING CONDITIONS	To meet specified electrical and switching characteristics

ModeActive Operation, Commercial
Active Operation, Industrial

Temperature Range (Ambient) 0°C to +70°C

-40°C to +85°C

Supply Voltage


4.5 V ≤ **V**CC ≤ 5.5 V 4.5 V ≤ **V**CC ≤ 5.5 V

ELECTR	ICAL CHARACTERISTICS Over	r Operating Conditions				
		// />	L8C21	1/221/2	31/241	
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -2.0 mA	2.4			V
V OL	Output Low Voltage	VCC = 4.5 V, IOL = 8.0 mA			0.4	V
V iH	Input High Voltage		2.0			V
V IL	Input Low Voltage				0.8	V
lix	Input Leakage Current	Ground ≤ VIN ≤ Vcc	-1		+1	μΑ
l oz	Output Leakage Current	Ground ≤ V OUT ≤ V CC	-10		+10	μΑ
ICC1	Vcc Current, Active				90	mA
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 4.5 V			10	pF
Соит	Output Capacitance	Test Frequency = 1 MHz			10	pF



512/1K/2K/4K x 9-bit Synchronous FIFO


RESET	TIMING Notes 3, 4, 5 (ns)								
				L8C2	211/22	1/231	/241–		
		5	0	2	5	2	20	1:	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t RS	Reset Pulse Width	50		25		20		15	
trss	Reset Setup Time	50		25		20		15	
t RSF	Reset to Flag and Output Valid		50		25		20		15





512/1K/2K/4K x 9-bit Synchronous FIFO


WRITE	CYCLE TIMING Notes 3, 4 (ns)									
				L8C2	211/22	1/231	/241–			
		50 25 20 15								
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tcyc	Cycle Time	50		25		20		15		
t PWH	Clock Pulse Width HIGH	20		10		8		6		
t PWL	Clock Pulse Width LOW	20		10		8		6		
t DS	Data Setup Time	10		6		5	\wedge	4		
t DH	Data Hold Time	1		1		1/		1		
t ens	Enable Setup Time	10		6		5 /		4>		
t ENH	Enable Hold Time	1		1		1		/		
twff	Write Clock to Full Flag		25^		15		12/		10	
t SKEW1	Skew Time Between Read and Write Clocks for Empty and Full Flags (Note 6)	15		10		8		6		





512/1K/2K/4K x 9-bit Synchronous FIFO


READ (CYCLE TIMING Notes 3, 4 (ns)								
				L8C2	211/22	1/231	/241–		
		5	0	2	5	2	20	1:	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tcyc	Cycle Time	50		25		20		15	
t PWH	Clock Pulse Width HIGH	20		10		8		6	
t PWL	Clock Pulse Width LOW	20		10	,	8		6	
t D	Output Delay	3	25	3	15	2	12	2	10
tENS	Enable Setup Time	10		6		5 /		4	
t ENH	Enable Hold Time	1		1)		\1 /		\wedge	
toe	Output Enable to Output Valid	3	25/	3	13	3	10/	/3	8
tolz	Output Enable to Output in Low Impedance (Notes 7, 8)	0	//	9		0		0	
t oHZ	Output Enable to Output in High Impedance (Notes 7, 8)	3	25	3	13	3	10	3	8
t REF	Read Clock to Empty Flag		25		15		12		10
t SKEW1	Skew Time Between Read and Write Clocks for Empty and Full Flags (Note 8)	15	\triangle	10		8		6	





512/1K/2K/4K x 9-bit Synchronous FIFO


FIRST [DATA WORD TIMING Notes 3, 4 (ns)								
				L8C2	211/22	21/231	/241–		
		5	0	2	5	2	20	15	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tcyc	Cycle Time	50		25		20		15	
t PWH	Clock Pulse Width HIGH	20		10		8		6	
t PWL	Clock Pulse Width LOW	20		10	,	8		6	
t D	Output Delay	3	25	3	15	2	12	2	10
t DS	Data Setup Time	10		6		5 /		4	
t DH	Data Hold Time	1		1)		1/		\wedge	
t OE	Output Enable to Output Valid	3	25	3	13	3	10/	3	8
t OLZ	Output Enable to Output in Low Impedance (Notes 7, 8)	0		Ø		0		0	
t ref	Read Clock to Empty Flag		25		15		12		10
t SKEW1	Skew Time Between Read and Write Clocks for Empty and Full Flags	1/5		10		8		6	





512/1K/2K/4K x 9-bit Synchronous FIFO


Емрту	FLAG TIMING Notes 3, 4 (ns)								
				L8C	211/22	21/231	/241–		
		5	0	2	5	2	20	1:	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tcyc	Cycle Time	50		25		20		15	
t PWH	Clock Pulse Width HIGH	20		10		8		6	
t PWL	Clock Pulse Width LOW	20		10		/8/		6	
t D	Output Delay	3	25	3	15	2	12	2	10
t DS	Data Setup Time	10		6		5 /		4	
t DH	Data Hold Time	1		1)		1/		1	
t ENS	Enable Setup Time	10		6		5		4	
t ENH	Enable Hold Time	1	//	1		1		1	
t REF	Read Clock to Empty Flag		25		15		12		10
t SKEW1	Skew Time Between Read and Write Clocks for Empty and Full Flags	1/5		10		8		6	





512/1K/2K/4K x 9-bit Synchronous FIFO

FULL FLAG TIMING Notes 3, 4 (ns)										
		L8C211/221/231/241-								
		5	50 25			20		1:	5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tcyc	Cycle Time	50		25		20		15		
t PWH	Clock Pulse Width HIGH	20		10		8		6		
t PWL	Clock Pulse Width LOW	20		10		8		6		
t D	Output Delay	3	25	3	15	2	12	2	10	
t DS	Data Setup Time	10		6		5 /		4		
t DH	Data Hold Time	1		1)		V 1/		1		
t ENS	Enable Setup Time	10		6		5		4		
t ENH	Enable Hold Time	1	//	1		1		1		
twff	Write Clock to Full Flag		25		15		12		10	
t SKEW1	Skew Time Between Read and Write Clocks for Empty and Full Flags	1/5		10		8		6		







512/1K/2K/4K x 9-bit Synchronous FIFO

SWITCHING CHARACTERISTICS Over Operating Range

PROGRAMMABLE ALMOST-EMPTY/FULL FLAG TIMING Notes 3, 4 (ns)										
		L8C211/221/231/241-								
		50		25		20		15	5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tcyc	Cycle Time	50		25		20		15		
t PWH	Clock Pulse Width HIGH	20		10		8		6		
t PWL	Clock Pulse Width LOW	20		10	,	8		6		
t ENS	Enable Setup Time	10		6		5		4		
t enh	Enable Hold Time	1		1		1/		1		
t PAF	Write Clock to Programmable Almost-Full Flag		25	$/\rangle$	15	\vee	12		10	
t PAE	Read Clock to Programmable Almost-Empty Flag		25/		15		12/		10	
t SKEW2	Skew Time Between Read/Write Clocks for Almost-Empty/Full Flags	30		20		18	Y /	15		







11



512/1K/2K/4K x 9-bit Synchronous FIFO

WRITE/READ OFFSET REGISTER TIMING Notes 3, 4 (ns)										
			L8C211/221/231/241-							
		5	0	25		20		1	5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tcyc	Cycle Time	50		25		20		15		
t PWH	Clock Pulse Width HIGH	20		10		8		6		
t PWL	Clock Pulse Width LOW	20		10		/8/		6		
t D	Output Delay	3	25	3	15	/2	12	2	10	
tos	Data Setup Time	10		6		5		4		
t DH	Data Hold Time	1		1)		M/		1	>	
t ENS	Enable Setup Time	10		6		5	/	A		
t ENH	Enable Hold Time	1	//	1		1	Y /	1		
t OE	Output Enable to Output Valid	3	25	3	13	3	10	3	8	
t OLZ	Output Enable to Output in Low Impedance (Notes 7, 8)	18		0		0		0		





512/1K/2K/4K x 9-bit Synchronous FIFO

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. Test conditions assume input transition times of 5 ns or less, reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V (Fig. 2).
- 4. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tDS is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 5. The Read and Write Clocks can be freerunning during reset.
- 6. tSKEW1 is the minimum time between the rising edge of RCLK and the rising edge of WCLK for a Full Flag transition to occur in that clock cycle. If tSKEW1 is not satisfied, a Full Flag transition may not occur until the next rising WCLK edge.
- 7. These parameters are guaranteed but not 100% tested.
- 8. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 9. tskewi is the minimum time between the rising edge of WCLK and the rising edge of RCLK for an Empty Flag transition to occur in that clock cycle. If tskewi is not satisfied, an Empty Flag transition may not occur until the next rising RCLK edge.

- 10. tSKEW2 is the minimum time between the rising edge of WCLK and the rising edge of RCLK to guarantee that the Programmable Almost-Empty Flag will make a transition to HIGH during that clock cycle. If tSKEW2 is not satisfied, the Programmable Almost-Empty Flag may not make the transition to HIGH until the next rising edge of RCLK.
- 11. tskew2 is the minimum time between the rising edge of RCLK and the rising edge of WCLK to guarantee that the Programmable Almost-Full Flag will make a transition to HIGH during that clock cycle. If tskew2 is not satisfied, the Programmable Almost-Full Flag may not make the transition to HIGH until the next rising edge of WCLK.
- 12. It is not recommended that Logic Devices and other vendor parts be cascaded together. The parts are designed to be pinfor-pin compatible but temperature and voltage compensation may vary from vendor to vendor. Logic Devices can only guarantee the cascading of Logic Devices parts to other Logic Devices parts.
- 13. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bouries must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

