

KA2811C

12V Spindle Motor and Voice Coil Motor Driver

Features

SMP Circuit

- 3 phase sensorless BLDC motor driver with speed discriminator
- Built-in start-up circuit with WSS (Waltz step start) method
- Suitable for high and middle end set (Max. output current: 2A)
- Built-in dynamic brake circuit

Vcm Circuit

- High output current driver with external NPN & PNP transistors. (Max. output current: 2A)
- No crossover distortion
- Low offset current

Other

- Low standby current
- Built-in precision power detector circuit
- Built-in TSD(Thermal Shut Down) circuit

Description

The KA2811C is a monolithic one-chip IC which includes SPM (Spindle motor) driver, VCM (Voice coil motor) driver and peripheral driver, designed for driving HDD motor. For high starting torque and high speed, SPM circuit employs WSS (Waltz step start) method for starting the motor and can drive up to 2A. VCM circuit is designed to drive up to 1.5A to meet the trends of HDD'S high speed. (Requires external transistors).



Typical Applications


- Hard disk drive(HDD)

Ordering Information

Device	Package	Operating Temperature
KA2811C	48-QFP-1414	0 ~ 70°C

Pin Assignments

48QFP (48Quad Flat Package Heat-sink)




Pin Definitions

Pin Number	Pin Name	I/O	Pine Function Description
1	BRAKE	O	Brake output
2	CPUMP	-	Charge pump capacitor
3	VCC3(VDD)	-	5V power supply
4	COSC	-	Start-up OSC capacitor
5	PC	-	Phase compensation capacitor
6	GND	-	Ground
7	VCC1	-	12V power supply
8	MTRON	I	Motor on & off control input
9	CE	I	Chip enable (Active low)
10	CLREF	I	Current limit reference voltage
11	RSET	I	Current & voltage setting resistor
12	N	I	Neutral
13	WFLT	I	Input filter of W-phase signal
14	VFLT	I	Input filter of V-phase signal
15	UFLT	I	Input filter of U-phase signal
16	EFLT	I	Back EMF output filter
17	W	O	W-phase output
18	CS	I	Current sensing resistor
19	V	O	V-phase output
20	U	O	U-phase output
21	RETSET	I	Retract voltage setting resistor
22	SENSE12	I	VCC(12V) power supply sense
23	SEMSE5	I	VCC(5V) power supply sense
24	RPMSEL	I	RPM selection
25	RETRACT	I	Retract circuit control input
26	READY	O	Targer RPM locking output signal
27	PFAIL	O	Power fail output
28	CRET	I	Retract power charging capacitor
29	GND	-	Ground
30	VCC1	-	12V power supply
31	GAINSEL	I	VCM gain setting (High, Low)
32	RSENSE	I	Current sensing resistor

Pin Definitions (Continued)

Pin Number	Pin Name	I/O	Pin Function Description
33	CTLP	I	VCM amp positive input
34	CTLN	I	VCM amp negative input
35	COMP1	I	Compensation capacitor
36	COMP2	I	Compensation capacitor
37	SINKAREF	I	Kelvin sensing point for VCM amp
38	DISABLE	I	VCM part disable
39	VCC2	-	VCM part power supply (12V)
40	SINKB1	I	External NPN-PNP transistor collector
41	SOURCEB	O	External PNP transistor base
42	SINKB2	O	External NPN transistor base
43	SINKA2	O	External NPN transistor base
44	SOURCEA	O	External PNP transistor base
45	SINKA1	I	External NPN-PNP transistor base
46	CLOCK	I	Reference clock input
47	CSTMON	-	Start-up monitoring
48	CRST	-	VCM amp gain adjustable resistor

Internal Block Diagram









Equivalent Circuits

Brake output	U, V, W drive output
<p>From MTTRON Block</p>	<p>V_{CC}</p> <p>U (20Pin)</p> <p>V (19Pin)</p> <p>W (17Pin)</p> <p>R9</p>
Cpump	Cosc
<p>To output Drive circuit</p>	<p>ON/OFF</p> <p>0.5V</p> <p>ON/OFF</p> <p>3V</p>
Pc	Mtron
<p>Output Drive circuit</p> <p>Output Current sensing</p> <p>IIL Injection</p> <p>(5Pin)</p>	<p>V_{ref}</p> <p>1.4V</p> <p>(8Pin)</p>

Equivalent Circuits (Continued)

CE input	Cref
Rset	N
Uflt, Vflt, Wflt	Retset
<p>(15Pin: UFLT) (14Pin: VFLT) (13Pin: WFLT)</p> <p>Each U, V, W phase signal</p> <p>Each Output drive Circuit</p>	

Equivalent Circuits (Continued)

Rpmsel	Retract
	
Ready	Cret
	
Gainsel	Cstmon
	


Absolute Maximum Ratings (Ta = 25°C)

Parameter	Symbol	Value	Unit
Maximum supply voltage	VCC1MAX, VCC2MAX	15.0	V
Maximum logic part supply voltage 2	VCC3MAX (VDD)	7.0	V
Power dissipation	P _D	3.0	W
Maximum output drive current	I _{OMAX}	2.0	A
Logic control input voltage	V _{IN}	-3.0 ~ VCC3	V
Operating temperature range	T _{OPR}	0 ~ 70	°C
Soldering temperature (5 seconds, 1/4 inch from pin)	T _{SOLD}	300	°C
Storage temperature range	T _{STG}	-55 ~ 150	°C

Notes:

1. Absolute maximum ratings are values beyond which the device may be damaged permanently.
Normal operation is not guaranteed at or above those extremes.
2. All voltages are measured with respect to the GND voltage level unless otherwise specified.
3. When mounted on 50mm × 50mm × 1mm PCB (Phenolic resin material).
4. Do not exceed P_D and SOA(Safe Operation Area).

Power Dissipation Curve



Recommended Operating Conditions (Ta = 25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating supply voltage	VCC1, VCC2	10.8	12.0	13.2	V
Operating supply voltage in logic part	VCC3	4.5	5.0	5.5	V
Ambient operating temperature range	T _a	0	-	+70	°C

Electrical Characteristics

(Ta=25°C, VCC1, VCC2=12V, VCC3=5V)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Quiescent current	I _{CC2}	CE=0V, DISABLE=0V	9	14	19	mA
	I _{CC3}	CE=5V, DISABLE=5V	2	4.5	7	mA
SPM DRIVE						
CE input threshold voltage	V _{CETH}	-	0.8	-	2.0	V
CE input high current	I _{CEIH}	CE=5V	-	-	±100	µA
CE input low current	I _{CEIL}	CE=0V	-	-	±100	µA
MTRON input threshold voltage	V _{MOTH}	-	0.8	-	2.0	V
MTRON input high current	I _{MIH}	MTRON=5V	-	-	±100	µA
MTRON input low current	I _{MIL}	MTRON=0V	-	-	±100	µA
Start-up oscillation high threshold voltage	V _{STTHH}	C _{EXT} =0.068µF	2.6	3.0	3.4	V
Start-up oscillation low threshold voltage	V _{STTHL}	C _{EXT} =0.068µF	0.3	0.5	0.7	V
Start-up oscillation frequency	F _{ST}	C _{EXT} =0.068µF	100	145	190	Hz
Start-up oscillation high frequency charging current	I _{HIFCHA}	C _{STMON} =0V	-68	-52	-36	mA
Start-up oscillation high frequency discharging current	I _{HIFDCH}	C _{STMON} =0V	32	48	64	µA
Start-up oscillation low frequency charging current	I _{LOFCHA}	C _{STMON} =5V	-	-1.5	-8	µA
Start-up oscillation low frequency discharging current	I _{LOFDCH}	C _{STMON} =5V	36	48	64	µA
Start-up monitor low voltage	V _{SM}	I _O =1mA	-	1	0.4	V
Start-up monitor switching voltage	V _{START}	-	2.0	2.5	3.0	V
Charge pump R1 setup voltage	V _{CP}	R1=10kΩ	0.85	1.0	1.15	V
Charge pump discharge current	I _{CPDCH}	-	20	50	80	µA
Charge pump charging current	I _{CPCHA}	-	-65	-50	-35	µA
Charge pump leakage current	I _{CPLKG}	-	-	-	±1	µA
Ready output high voltage	V _{R1}	I _O =-1.0mA, UFLT=300Hz	3.6	4.2	4.8	V
Ready output high voltage	V _{R2}	I _O =-1.0mA, UFLT=360Hz	3.6	4.2	4.8	V
Ready output low voltage	V _{READY}	-	-	-	0.4	V

Electrical Characteristics (Continued)

(Ta=25°C, VCC1, VCC2=12V, VCC3=5V)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Output leakage current 1	I _{LKG}	V _{CC} =12.0V (Up U)	-	-	±200	µA
	I _{LEA2}	V _{CC} =12.0V (Up V)	-	-	±200	µA
	I _{LEA3}	V _{CC} =12.0V (Up W)	-	-	±200	µA
	I _{LEA11}	V _{CC} =12.0V (Low U)	-	-	±200	µA
	I _{LEA12}	V _{CC} =12.0V (Low V)	-	-	±200	µA
	I _{LEA13}	V _{CC} =12.0V (Low W)	-	-	±200	µA
Output saturation voltage	VSAT (U, V, W)	I _O =100mA	-	-	0.8	V
		I _O =300mA	-	-	1.2	V
		I _O =500mA	-	-	1.5	V
		I _O =1A	-	-	2.0	V
		I _O =1.5mA	-	-	3.0	V
RPMSEL input low current	I _{RPML}	RPMSEL=0V	-80	-45	-10	µA
RPMSEL input high current	I _{RPMH}	RPMSEL=5V	10	40	70	µA
Brake output low voltage	V _{BRK}	I _O =0.5mA	-	-	0.4	V
Low voltage inhibit	V _{LVI}	-	6	-	8	V
VCM DRIVE						
Offset current	I _{OFF}	RSENSE=1Ω	-9	-	9	mA
1/4 gain	G _{1/4}	GAINSEL=2V	227	250	278	mA/V
1/16 gain	G _{1/16}	GAINSEL=0.8V	53	63	73	mA/V
Sinking saturation 11 voltage	V _{NSAT11}	I _O =100mA	-	0.3	-	V
Sinking saturation 12 voltage	V _{NSAT12}	I _O =300mA	-	0.4	-	V
Sinking saturation 13 voltage	V _{NSAT13}	I _O =500mA	-	0.5	-	V
Sinking saturation 21 voltage	V _{NSAT21}	I _O =100mA	-	0.3	-	V
Sinking saturation 22 voltage	V _{NSAT22}	I _O =300mA	-	0.4	-	V
Sinking saturation 23 voltage	V _{NSAT23}	I _O =500mA	-	0.5	-	V
Sourcing saturation 11 voltage	V _{PSAT11}	I _O =100mA	-	0.3	-	V
Sourcing saturation 12 voltage	V _{PSAT12}	I _O =300mA	-	0.4	-	V
Sourcing saturation 13 voltage	V _{PSAT13}	I _O =500mA	-	0.5	-	V
Sourcing saturation 21 voltage	V _{PSAT21}	I _O =100mA	-	0.3	-	V
Sourcing saturation 22 voltage	V _{PSAT22}	I _O =300mA	-	0.4	-	V
Sourcing saturation 23 voltage	V _{PSAT23}	I _O =500mA	-	0.5	-	V
SOURCEA base drive current	I _{SOAB}	-	20	-	-	mA
SOURCEB base drive current	I _{SOBB}	-	20	-	-	mA

Electrical Characteristics (Continued)

(Ta=25°C, VCC1, VCC2=12V, VCC3=5V)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
SINK2 base drive current	ISIAB	-	20	-	-	mA
SINKB2 base dirve current	ISIBB	-	20	-	-	mA
RETSET voltage	VRETSET	-	0.5	0.75	0.95	V
SOURCE voltage	VSRC	CRET=3V	1.0	1.6	2.2	V
SINK current	ISIN	SINKB1=0.5V	36	48	60	-
RETRACT output low voltage	VRETOUT	ISINKB1=1mA	-	-	0.4	mA
12V threshold voltage	VTH2	-	9.0	10	11	V
12V hysteresis voltage	VHYS12	-	-	150	-	mV
5V threshold voltage	VTH5	-	1.2	4.6	4.85	V
5V hysteresis voltage	VHYS5	-	-	75	-	mV
Power fail output low voltage	VOPF	-	-	-	0.4	V
GAINSEL high input voltage	VIHGAIN	-	2.0	-	-	V
DISABLE high input voltage	VIHDIS	-	2.0	-	-	V
RETRACT high input voltage	VIHRET	-	2.0	-	-	V
GAINSEL low input voltage	VILGAIN	-	-	-	0.8	V
DISABLE low input voltage	VILDIS	-	-	-	0.8	V
RETRACT low input voltage	VILRET	-	-	-	0.8	V
DISABLE high input current	IIHDIS	VIN=5V	-	10	40	µA
GAINSEL high input current	IIGHGAIN	VIN=5V	-	-	±10	µA
RETRACT high input current	IIHRET	VIN=5V	-	-	±10	µA
DISABLE low input current	IILDIS	VIN=0V	-	-	±10	µA
GAINSEL low input current	IILGAIN	VIN=0V	-40	-10	-	µA
RETRACT low input current	IILRET	VIN=0V	-250	-160	-	µA

Application Information

1. SPINDLE MOTOR CIRCUIT

1. Bias

The circuit biases the spindle block and is configured of a bandgap circuit as illustrated in figure 1 below.




Figure 1. Bias block internal circuit

Where $r_3 = r_a = r_b \dots = r_w$.

Pin no.9 (CE) is capable to enable or disable the spindle block.

2. Start-up

This concerns initial drive of the spindle motor. The Waltz Step start (WSS) method has been applied to obtain high torque.

The WSS starts the 3-phase spindle motor in 3 steps just like a waltzing rhythm not in 4 step as shown below.



The start-up is effected by driving output stage of the block with the sliding COSC clock and setting the signals of CE and MTRON at the low state (See the start-up timing chart).

When the spindle motor is in start-up mode, the voltage at pin 47 should measure 1.4V and in the running mode 2.5V. The equations below represent the timing of each mode.

Transition time from start-up high frequency to low frequency:

$$V_{pin\ no.\ 47} (\approx 1.4V) = 5V \times \left(1 - e^{-\frac{t}{\tau}}\right)$$

$$t = \tau \ln(3.6/5)$$

Delay time from the start-up start-up to running modes:

$$V_{pin\ no.\ 47} (\approx 2.5V) = 5V \times \left(1 - e^{-\frac{t}{\tau}}\right)$$

$$t = -\tau \ln 0.5$$

3. BEMF detector

This circuit detects the signals to CE and MTRON to determine BEMF (Back Electromotive force) level required to maintain self-commutation of the spindle motor. The block is configured of BEMF amplifier and voltage detector circuits.

4. Zero cross detector

This circuit controls the rotating speed of the spindle motor with the output obtained from the comparator which compares the U phase voltage(among U, V, W phase voltages that are the actual elements of BEMF of the motor) with the neutral voltage of the motor.

5. RPM selector

The selection mode at the pin no. 24 and the clock at the Pin no. 48 enables to run the motor at specific RPM within the range of 3600/4500/5400 as follows

Pin no. 24 (RPMSEL)	Pin no. 46 (CLOCK)	Target RPM	Remark
Low (0V)	4MHz	3600	-
	5MHz	4500	-
	6MHz	5400	-
High (5V)	5MHz	5400	-
Open	-	-	Not use

6. Speed control circuit

It compares input reference clock with the output phase of zero cross over detector which is proportional to motor speed by means of PLL (Phase lock loop) circuit.

After that, it provides the data of speed error to the F/V block as pulse.

1-1. RPM of Motor

$$N_O = \frac{f_{CK} \times 60 \times D1}{N_{CNT} \times P_O \times D2}$$

Here,

N_O = RPM

f_{CK} = Reference clock (Pin no. 46),

$D1$ = Divided clock ratio,

$D2$ = Divided zero cross signal ratio,

P_O = Motor pair pole (8 pole motor: $P_O = 4$)

N_{CNT} = PLL counted value

Pin 24 = 0V → $N_{CNT} = 2084$

Pin 24 = 5V → $N_{CNT} = 1736$

ex)

$f_{CK} = 5\text{MHz}$, Pin no. 24 = 5V, Mode ($N_{CNT} = 1736$)

$$N_O = \frac{f_{CK}}{N_{CNT}} \times 1.875 = 5400.346\text{rpm} \approx 5400\text{rpm}$$

1-2. Speed error (%)

$$\begin{aligned} \text{RPMerror} &= \frac{I_{HOLD}}{N_{CNT}} \times 100 \\ &= I_{HOLD} \times (R10 + R11) \times 100 \end{aligned}$$

Here, I_{HOLD} = Leakage current (Pin no. 2)

ex) At the KA2811C

$$\text{RPMerror} = 100\mu\text{A} \times 10\text{k}\Omega \times 100 = 0.1\%$$

7. F/V converter

This circuit converts the digital output signals from the speed control block into DC voltage and then feeds the voltages to buffer amplifier.

8. Control amp

It compensates the total gain and phase of SPM circuit.

It operates sense amp during start-up, and incorporates output voltage and feedback loop by F/V input during running.

9. Sense amp

It determines maximum output current during the start-up.

10. Ready

It generates high Ready output when motor speed reaches target RPM.

11. Brake

While the spindle motor is in rotation at the target RPM, the signal voltage at the pin 1 sets to the low state that the brake function is not activated.

If however, the power is turned off or the chip is disabled, the internal circuit of the pin 1 will be opened. In this way, the voltage at the capacitor C4 will be discharged through the resistor R4 and triggers the dual MOSFET turned on.




Figure 2. Brake circuit

12. Protector

UVLO (Under voltage lockout)

The protector shuts down internal bias by the function of UVLO when the power supply voltage drops below 6V (min).

TSD (Thermal shutdown)

It shuts down the driver in case the chip temperature should rise upto 150°C by the function of thermal shutdown (TSD) circuitry.

2. VCM CIRCUIT

1. Current Amplifier

Current amplifier is capable of gain adjustment with use of six external resistors.

The design is implemented in a configuration that ensures minimum crossover distortion characteristics.

It externally employs dual power transistors of NPN & PNP types of $I_{max} = 3A$ current rating in order to minimize IC loss and maximize output driving capability.
(Dual NPN: SSD1001, Dual PNP: SSD1002)

2. Retract circuit

The power for this circuit is derived from the spindle motor BEMF after having filtered by 3 diodes (self-contained) and the capacitor C3 at the pin 28(CRET).

Retract function is active when the “Low” level is applied to the input (Pin 25) which turns the pin 40 (SINKB1) to “Low” state and sets the bias voltage of pin no. 32 (RSENSE) as expressed below:

$$V_{pin32}[V] = \frac{0.7[V]}{3.75[k\Omega] + R5[k\Omega]} \times 3 \times 3.75[k\Omega]$$

VCM current during the retraction is determined by the resistor R5.

3. DISABLE Pin

Enables or disables of VCM circuit.

4 GAINSEL

This function selects the gain mode.

When the input to pin 31 (GAINSEL) is at high state, it selects high gain mode, and if low, it becomes low gain mode.

2-1. Gain selection method

$$\text{High gain (Pin31 = 5V)} = \frac{R2P + RFP}{R!P}$$

$$\text{Low gain (Pin32 = 0V)} = \frac{RFP}{R1P + R2P}$$




Figure 3. VCM gain amp circuit

5. Power Fail Detector

It checks the power of 12V and 5V.

The bandgap reference circuit is used to maintain internal reference voltage.

Assume in Fig.4 that the bandgap reference voltage is 1.5V and the normal voltage level of VCC1 & 2 (12V) or VCC3 (5V) is decreased.

If the voltage at any one pin 22, 23 drops down to 1.5V level, when the comparator output (PFAIL) turns to low from high which is normal running state.

In this example, the voltages of VCC1 & 2 and VCC3 are obtained by the following expressions:

$$\begin{aligned}
 V_{CC1,2} &= V_{pin\ no.\ 22} \times \frac{R1 + R2}{R2} \\
 &= 1.5[V] \times \frac{12.75[k\Omega] + 2.25[k\Omega]}{2.25[k\Omega]} \\
 &= 9.999[V] \text{ or less}
 \end{aligned}$$

$$\begin{aligned}
 V_{CC3} &= V_{pin\ no.\ 23} \times \frac{R3 + R4}{R4} \\
 &= 1.5[V] \times \frac{3.075[k\Omega] + 1.5[k\Omega]}{1.5[k\Omega]} \\
 &= 4.757[V] \text{ or less}
 \end{aligned}$$

Hysteresis: VCC1, 2 = 90mV (Typ)

VCC3 = 45mV (Typ)






Figure 4. Power fail circuit

timming chart**Start-up**

From Start-up Mode To Running Mode Waveform

6-Nov-96
14:27:17



maximum(1) 14.53 V
ampl(1) 10.94 V
Freq(1) - - -


50 ms BWL

1	.5 V DC	X
2	.2 V DC	X
3	.2 V DC	X
4	.2 V AC	

3 DC 2.96 V

Synchronous Driving Waveform (Start-up Mode)6-Nov-96
13:45:26

1
.1 s
5.0 V



Pin20(U Phase)

Pin4(OSC.)


maximum(1) 12.34 V
 ampl(1) 3.12 V
 Freq(1) 1Hz 2.400 Hz

.1 s
1 .5 V DC X
2 .2 V DC X
3 .2 V AC X
4 .2 V AC

1 DC 2.9 V

Running Mode Waveform

6-Nov-96
14:29:16



U Phase

V Phase

W Phase

maximum(1) 9.91 V
ampl(1) 8.97 V
Freq(1) ππ 360.4 Hz

1 ms BWL

1 .5 V DC X

2 .5 V DC X


3 .5 V DC X

4 .2 V AC




3 DC 3.0 V


Typical Performance Characteristics



Test Circuits



Typical Application Circuits



Notes:

Break down voltage of ZD1 < maximum supply voltage (15V).

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.