Document Title

128Kx36 & 128Kx32-Bit Synchronous Pipelined Burst SRAM

Revision History

Rev. No.	History	<u>Draft Date</u>	<u>Remark</u>
0.0	1. Initial draft	May. 15. 2001	Preliminary
0.1	1. Changed DC parameters Icc; from 350mA to 290mA at -16, from 330mA to 270mA at -15, from 300mA to 250mA at -14, ISB1; from 100mA to 80mA	June. 12. 2001	Preliminary
0.2 0.3	 Delete Pass-Through Add x32 org and industrial temperature 	June. 25. 2001 Agu. 11. 2001	Preliminary Preliminary

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



Preliminary 128Kx36 & 128Kx32 Synchronous SRAM

4Mb SB/SPB Synchronous SRAM Ordering Information

Org.	Part Number	Mode	VDD	Speed FT ; Access Time(ns) Pipelined ; Cycle Time(MHz)	PKG	Temp
	K7B401825B-QC(I)65/75/80	SB	3.3	6.5/7.5/8.0 ns		
256Kx18	K7A401800B-QC(I)16/14	SPB(2E1D)	3.3	167/138 MHz		
	K7A401809B-QC(I)30/27/25/22/20	SPB(2E1D)	3.3	300/275/250/225/200 MHz		
	K7B403225B-QC(I)65/75/80	SB	3.3	6.5/7.5/8.0 ns		C
128Kx32	K7A403200B-QC(I)16/14	SPB(2E1D)	3.3	167/138 MHz	Q	(Commercial Temperature
12011.32	K7A403209B-QC(I)30/27/25/22/20	SPB(2E1D)	3.3	300/275/250/225/200 MHz	(100TQFP)	Range)
	K7A403201B-QC(I)16/14	SPB(2E2D)	3.3	167/138/ MHz		l: (Industrial
	K7B403625B-QC(I)65/75/80	SB	3.3	6.5/7.5/8.0 ns		Temperature
128Kx36	K7A403600B-QC(I)16/14	SPB(2E1D)	3.3	167/138 MHz		Range)
1201000	K7A403609B-QC(I)30/27/25/22/20	SPB(2E1D)	3.3	300/275/250/225/200 MHz		
	K7A403601B-QC(I)16/14	SPB(2E2D)	3.3	167/138 MHz		



128Kx36 & 128Kx32-Bit Synchronous Pipelined Burst SRAM

FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- VDD= 3.3V+0.3V/-0.165V Power Supply.
- VDDQ Supply Voltage 3.3V+0.3V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- Do Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention; 2cycle Enable, 2cycle Disable.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A
- Operating in commeical and industrial temperature range.

FAST ACCESS TIMES

PARAMETER	Symbol	-16	-14	Unit
Cycle Time	tcyc	6.0	7.2	ns
Clock Access Time	tCD	3.5	4.0	ns
Output Enable Access Time	toE	3.5	4.0	ns

GENERAL DESCRIPTION

The K7A403601B and K7A403201B are a 4,718,592-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 128K words of 36bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; $\overline{\text{GW}}$, $\overline{\text{BW}}$, $\overline{\text{LBO}}$, ZZ. Write cycles are internally self-timed and synchronous.


Full bus-width write is done by \overline{GW} , and each byte write is performed by the combination of $\overline{WE}x$ and \overline{BW} when \overline{GW} is high. And with $\overline{CS}1$ high, \overline{ADSP} is blocked to control signals. Burst cycle can be initiated with either the address status processor(\overline{ADSP}) or address status cache controller(\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance(\overline{ADV}) input.

<u>IBO</u> pin is DC operated and determines burst sequence(linear or interleaved).

ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.


The K7A403601B and K7A403201B are fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

LOGIC BLOCK DIAGRAM





PIN CONFIGURATION(TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A16	Address Inputs	32,33,34,35,36,37,	VDD	Power Supply(+3.3V)	15,41,65,91
		44,45,46,47,48,49,	Vss	Ground	17,40,67,90
		50,81,82,99,100	N.C.	No Connect	14,16,38,39,42,43,66
ADV	Burst Address Advance	83			
ADSP	Address Status Processor	84	DQao~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
ADSC	Address Status Controller	85	DQb0~b7		68,69,72,73,74,75,78,79
CLK	Clock	89	DQc0~c7		2,3,6,7,8,9,12,13
CS ₁	Chip Select	98	DQd0~d7		18,19,22,23,24,25,28,29
CS ₂	Chip Select	97	DQPa~Pd		51,80,1,30
CS ₂	Chip Select	92	/NC		
WEx	Byte Write Inputs	93,94,95,96	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
OE	Output Enable	86		(2.5V or 3.3V)	
GW	Global Write Enable	88	VssQ	Output Ground	5,10,21,26,55,60,71,76
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			



FUNCTION DESCRIPTION

The K7A4036/3201B are synchronous SRAM designed to support the burst address accessing sequence of the P6 and Power PC based microprocessor. All inputs (with the exception of \overline{OE} , \overline{LBO} and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by \overline{ADSC} , \overline{ADSP} and \overline{ADV} and chip select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with ADV

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with $\overline{\text{ADSP}}$ (regardless of $\overline{\text{WEx}}$ and $\overline{\text{ADSC}}$) using the new external address clocked into the on-chip address register whenever $\overline{\text{ADSP}}$ is sampled low, the chip selects are sampled active, and the output buffer is enabled with $\overline{\text{OE}}$. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins. $\overline{\text{ADV}}$ is ignored on the clock edge that samples $\overline{\text{ADSP}}$ asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when $\overline{\text{WEx}}$ are sampled High and $\overline{\text{ADV}}$ is sampled low. And $\overline{\text{ADSP}}$ is blocked to control signals by disabling $\overline{\text{CS}}$ 1.

All byte write is done by \overline{GW} (regaedless of \overline{BW} and $\overline{WE}x$.), and each byte write is performed by the combination of \overline{BW} and $\overline{WE}x$ when \overline{GW} is high.

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting $\overline{WE}x$. $\overline{WE}x$ are ignored on the clock edge that samples \overline{ADSP} low, but are sampled on the subsequent clock edges. The output buffers are disabled when $\overline{WE}x$ are sampled Low(regaedless of \overline{OE}). Data is clocked into the data input register when $\overline{WE}x$ sampled Low. The address increases internally to the next address of burst, if both $\overline{WE}x$ and \overline{ADV} are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals($\overline{WE}a$, $\overline{WE}b$, $\overline{WE}c$ or $\overline{WE}d$) sampled low. The $\overline{WE}a$ control DQao ~ DQa7 and DQPa, $\overline{WE}b$ controls DQbo ~ DQb7 and DQPb, $\overline{WE}c$ controls DQco ~ DQc7 and DQPc, and $\overline{WE}d$ control DQdo ~ DQd7 and DQPd. Read or write cycle may also be initiated with \overline{ADSC} , instead of \overline{ADSP} . The differences between cycles initiated with \overline{ADSC} and \overline{ADSP} as are follows;

ADSP must be sampled high when \overline{ADSC} is sampled low to initiate a cycle with \overline{ADSC} . WEx are sampled on the same clock edge that sampled \overline{ADSC} low(and \overline{ADSP} high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the $\overline{\text{LBO}}$ pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected.

BURST SEQUENCE TABLE

(Interleaved Burst)

LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
LBO I III	111011	A 1	A ₀						
First Address		0	0	0	1	1	0	1	1
			1	0	0	1	1	1	0
	\checkmark	1	0	1	1	0	0	0	1
Fourth Address		1	1	1	0	0	1	0	0

(Linear Burst)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
250 1 114	2011	A 1	A ₀	A 1	Ao	A 1	A ₀	A 1	Ao
Fir	First Address		0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
	V	1	0	1	1	0	0	0	1
Fou	urth Address	1	1	0	0	0	1	1	0

Note: 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.



TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

CS ₁	CS2	CS ₂	ADSP	ADSC	ADV	WRITE	CLK	ADDRESS ACCESSED	OPERATION
Н	Х	X	Х	L	Х	X	↑	N/A	Not Selected
L	L	X	L	Х	Х	X	↑	N/A	Not Selected
L	Х	Ι	L	Х	Х	X	↑	N/A	Not Selected
L	L	X	Х	L	Х	X	↑	N/A	Not Selected
L	Х	Ι	Х	L	Х	X	↑	N/A	Not Selected
L	Н	L	L	Х	Х	Х	1	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	Х	L	↑	External Address	Begin Burst Write Cycle
L	Н	L	Н	L	Х	Н	↑	External Address	Begin Burst Read Cycle
Χ	Х	Х	Н	I	L	Н	↑	Next Address	Continue Burst Read Cycle
Н	Х	Х	Х	I	L	Н	↑	Next Address	Continue Burst Read Cycle
Χ	Х	Х	Н	Н	L	L	1	Next Address	Continue Burst Write Cycle
Н	Х	Х	Х	Н	L	L	1	Next Address	Continue Burst Write Cycle
Χ	Х	Х	Н	Н	Н	Н	1	Current Address	Suspend Burst Read Cycle
Н	Х	Х	Х	Н	Н	Н	1	Current Address	Suspend Burst Read Cycle
Х	Х	Х	Н	Н	Н	L	↑	Current Address	Suspend Burst Write Cycle
Н	Х	Х	Х	Н	Н	L	↑	Current Address	Suspend Burst Write Cycle

Notes: 1. X means "Don't Care". 2. The rising edge of clock is symbolized by \uparrow .

3. WRITE = L means Write operation in WRITE TRUTH TABLE. WRITE = H means Read operation in WRITE TRUTH TABLE.

4. Operation finally depends on status of asynchronous input pins(ZZ and OE).

WRITE TRUTH TABLE

GW	BW	WEa	WEb	WEc	WEd	OPERATION
Н	Н	Х	Х	Х	Х	READ
Н	L	Н	Н	Н	Н	READ
Н	L	L	Н	Н	Н	WRITE BYTE a
Н	L	Н	L	Н	Н	WRITE BYTE b
Н	L	Н	Н	L	L	WRITE BYTE c and d
Н	L	L	L	L	L	WRITE ALL BYTEs
L	Х	Х	Х	Х	Х	WRITE ALL BYTEs

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of $CLK(\uparrow)$.

ASYNCHRONOUS TRUTH TABLE

(See Notes 1 and 2):

OPERATION	ZZ	OE	I/O STATUS
Sleep Mode	Н	Х	High-Z
Read	L	L	DQ
Read	L	Н	High-Z
Write	L	Х	Din, High-Z
Deselected	L	Х	High-Z

Notes

- 1. X means "Don't Care".
- ZZ pin is pulled down internally
 For write cycles that following read cycles, the output buffers must be disabled with $\overline{\text{OE}}$, otherwise data bus contention will occur.
- 4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- 5. Deselected means power down state of which stand-by current depends on cycle time.



ABSOLUTE MAXIMUM RATINGS*

PARAMETER		SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss		VDD	-0.3 to 4.6	V
Voltage on VDDQ Supply Relative to Vss		VDDQ	VDD	V
Voltage on Input Pin Relative to Vss		Vin	-0.3 to VDD+0.3	V
Voltage on I/O Pin Relative to Vss	Vio	-0.3 to VDDQ+0.3	V	
Power Dissipation		PD	2.2	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature Commercial Industrial		Topr	0 to 70	°C
		Topr	-40 to 85	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C	

^{*}Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS at 3.3V I/O (0°C≤ TA≤70°C)

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	Vdd	3.135	3.3	3.6	V
Supply Voltage	VDDQ	3.135	3.3	3.6	V
Ground	Vss	0	0	0	V

OPERATING CONDITIONS at 2.5V I/O(0° C \leq TA \leq 70°C)

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.6	V
Supply voltage	VDDQ	2.375	2.5	2.9	V
Ground	Vss	0	0	0	V

CAPACITANCE*(TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	7	pF

*NOTE: Sampled not 100% tested.



Preliminary 128Kx36 & 128Kx32 Synchronous SRAM

DC ELECTRICAL CHARACTERISTICS(TA=0 to 70°C, VDD=3.3V+0.3V/-0.165V)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	MAX	UNIT
Input Leakage Current(except ZZ)	lıL	VDD = Max ; VIN=Vss to VDD		-2	+2	μΑ
Output Leakage Current	lol	Output Disabled, Vout=Vss to VDDQ		-2	+2	μΑ
Operating Current	Icc	Device Selected, IouT=0mA, ZZ≤VIL,	-16	- 290		mA
		All Inputs=VIL or VIH	-14	-	250	IIIA
Standby Current	ISB	Device deselected, IOUT=0mA, ZZ≤VIL, f=Max, All Inputs≤0.2V or ≥ VDD-0.2V	-16	-	140	
			-14	-	120	mA
	ISB1	Device deselected, IOUT=0mA, ZZ≤0.2V, f = 0, All Inputs=fixed (VDD-0.2V or 0.2V)		-	80	mA
	ISB2	Device deselected, IouT=0mA, ZZ≥VDD-0.2V, f=Max, All Inputs≤VIL or ≥VIH		-	50	mA
Output Low Voltage(3.3V I/O)	Vol	IOL = 8.0mA		-	0.4	V
Output High Voltage(3.3V I/O)	Voн	IOH = -4.0mA		2.4	-	V
Output Low Voltage(2.5V I/O)	Vol	IoL = 1.0mA		-	0.4	V
Output High Voltage(2.5V I/O)	Voн	IOH = -1.0mA		2.0	-	V
Input Low Voltage(3.3V I/O)	VIL			-0.5*	0.8	V
Input High Voltage(3.3V I/O)	VIH			2.0	VDD+0.3**	V
Input Low Voltage(2.5V I/O)	VIL			-0.3*	0.7	V
Input High Voltage(2.5V I/O)	VIH			1.7	VDD+0.3**	V

^{*} $VL(Min)=-2.0(Pulse\ Width \le tCYC/2)$

TEST CONDITIONS

 $(VDD=3.3V+0.3V/-0.165V,VDDQ=3.3V+0.3/-0.165V \text{ or } VDD=3.3V+0.3V/-0.165V,VDDQ=2.5V+0.4V/-0.125V, TA=0 \text{ to } 70^{\circ}C)$

PARAMETER	VALUE
Input Pulse Level(for 3.3V I/O)	0 to 3V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 0.3V and 2.7V for 3.3V I/O)	1ns
Input Rise and Fall Time(Measured at 0.3V and 2.1V for 2.5V I/O)	1ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	VDDQ/2
Output Load	See Fig. 1




^{**} $V_{H}(Max)=4.6(Pulse\ Width \le tCYC/2)$

^{**} In Case of I/O Pins, the Max. VIH=VDDQ+0.3V

Output Load(A)

Output Load(B) (for tLZC, tLZOE, tHZOE & tHZC)






Fig. 1

AC TIMING CHARACTERISTICS(TA=0 to 70°C, VDD=3.3V+0.3V/-0.165V)

Barrandan	ObI	-1	-16		-14	
Parameter	Symbol	Min	Max	Min	Max	Unit
Cycle Time	tcyc	6.0	-	7.2	-	ns
Clock Access Time	tcp	-	3.5	-	4.0	ns
Output Enable to Data Valid	tOE	-	3.5	-	4.0	ns
Clock High to Output Low-Z	tLZC	0	-	0	-	ns
Output Hold from Clock High	toн	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	tLZOE	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	3.5	-	4.0	ns
Clock High to Output High-Z	tHZC	1.5	3.5	1.5	4.0	ns
Clock High Pulse Width	tcH	2.4	-	2.8	-	ns
Clock Low Pulse Width	tCL	2.4	-	2.8	-	ns
Address Setup to Clock High	tas	1.5	-	1.5	-	ns
Address Status Setup to Clock High	tss	1.5	-	1.5	-	ns
Data Setup to Clock High	tDS	1.5	-	1.5	-	ns
Write Setup to Clock High (GW, BW, WEx)	tws	1.5	-	1.5	-	ns
Address Advance Setup to Clock High	tadvs	1.5	-	1.5	-	ns
Chip Select Setup to Clock High	tcss	1.5	-	1.5	-	ns
Address Hold from Clock High	tah	0.5	-	0.5	-	ns
Address Status Hold from Clock High	tsh	0.5	-	0.5	-	ns
Data Hold from Clock High	tDH	0.5	-	0.5	-	ns
Write Hold from Clock High (GW, BW, WEx)	twн	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	tadvh	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	tcsh	0.5	-	0.5	-	ns
ZZ High to Power Down	tPDS	2	-	2	-	cycle
ZZ Low to Power Up	tpus	2	-	2	-	cycle

Notes: 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

2. Both chip selects must be active wheneverADSC or ADSP is sampled low in order for the this device to remain enabled.




^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


^{3.} ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.

^{4.} At any given voltage and temperature, thzc is less than tLzc






Preliminary 128Kx36 & 128Kx32 Synchronous SRAM









- 12 -







Preliminary 128Kx36 & 128Kx32 Synchronous SRAM






APPLICATION INFORMATION


DEPTH EXPANSION

The Samsung 128Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED, ADSC=HIGH)




- 15 -



PACKAGE DIMENSIONS

100-TQFP-1420A

Units:millimeters/inches



0.05 MIN

