# 256Mb Network-DRAM Specification Version 0.0




# **Revision History**

Version 0.0 (Dec./ 2003) - First Release



# **General Information**

Organization	D4 (400Mbps)	DA (366Mbps)	D3 (333Mbps)
256Mx8	K4C560838F-TCD4	K4C560838F-TCDA	K4C560838F-TCD3
256Mx16	K4C561638F-TCD4	K4C561638F-TCDA	K4C561638F-TCD3



1. SAMSUNG Memory: K

2. DRAM: 4

3. Small Classification

C: Network-DRAM

4. Density & Refresh

56: 256M 8K/64ms

5. Organization

08 : x8 16 : x16

6. Bank

3:4 Bank

7. Interface (VDD & VDDQ)

8: SSTL-2(2.5V, 2.5V)

8. Version

C: 4th Generation

9. Package

T: TSOP II (400mil x 875mil)

10. Temperature & Power

C: (Commercial, Normal)

11. Speed

D4: 400bps/pin (200MHz, CL=4) DA: 366bps/pin (183MHz, CL=4) D3: 333bps/pin (167MHz, CL=4)



# **Key Feature**

Item	K4C560838/1638F-TC				
item		D4 (400Mbps)	DA (366Mbps)	D3 (333Mbps)	
t <sub>CK</sub> Clock Cycle Time (Min.)	CL=3	5.5ns	6ns	6.5ns	
	CL=4	5ns	5.5ns	6ns	
t <sub>RC</sub> Random Read/Write Cycle Time (Min.)		25ns	27.5ns	30ns	
t <sub>RAC</sub> Random Access Time (Max.)		22ns	24ns	26ns	
I <sub>DD1S</sub> Operating Current (Single bank) (Max.)		310mA	300mA	290mA	
I <sub>DD2P</sub> Power Down Current (Max.)		2mA	2mA	2mA	
I <sub>DD6</sub> Self-Refresh Current(Max.)		3mA	3mA	3mA	

• Fully Synchronous Operation

Double Data Rate (DDR)

Data input/output are synchronized with both edges of DQS. Differential Clock (CK and CK)inputs

CS, FN and all address input signals are sampled on the positive edge of CK.

Output data (DQs and DQS) is referenced to the crossings of CK and CK.

• Fast clock cycle time of 5ns minimum Clock : 200MHz maximum

Data: 400Mbps/pin maximum

- Quad independent banks operation
- Fast cycle and short latency
- · Bidirectional data strobe signal
- Distributed Auto-Refresh cycle in 7.8us
- Self-Refresh
- Power Down Mode
- Variable Write Length Control
   Write Latency = CAS Latency 1
- Programmable CAS Latency and Burst Length

 $\overline{\text{CAS}}$  Latency = 3, 4

Burst Length = 2, 4

- Organization K4C561638F-TC: 4,194,304 words x4 banks x 16 K4C560838F-TC: 8,388,608 words x4 banks x 8
- Power supply voltage Vdd : 2.5 ± 0.15V

 $VddQ : 2.5 \pm 0.15V$ 


- 2.5V CMOS I/O comply with SSTL-2 (Strong / Normal / Weaker / Weakest)
- Package 400X875mil, 66pin TSOP II, 0.65mm pin pitch (TSOP II 66-P-400-0.65)



# **Pin Names**

Pin	Name
A0 to A14	Address Input
BA0, BA1	Bank Address
DQ0 to DQ7 (x8)	D + 1 + 1/0 + 1
DQ0 to DQ15 (x16)	Data Input/Output
<del>cs</del>	Chip Select
FN	Function Control
PD	Power Down Control
CK, (CK)	Clock Input
DQS (X8)	Write/Read Data Strobe
UDQS/LDQS (X16)	Write/Read Data Strobe
Vdd	Power(+2.5V)
Vss	Ground
VddQ	Power (+2.5V) (for I/O buffer)
VssQ	Ground (for I/O buffer)
$V_{REF}$	Reference Voltage
NC1,NC2	No Connection


# Pin Assignment (Top View)






# Package Outline Drawing (TSOP II 66-P-400-0.65)

### Unit in mm





# **Block Diagram**



Note: The K4C560838F-TC configuration is 4 Bank of 32768X256X 8 of cell array with the DQ pins numbered DQ0-7 The K4C561638F-TC configuration is 4 Bank of 32768X128X16 of cell array with the DQ pins numbered DQ0-15.

# **Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units	Notes
Vdd	Power Supply Voltage	-0.3 to 3.3	V	
VddQ	Power Supply Voltage (for I/O buffer)	-0.3 to Vdd + 0.3	V	
V <sub>IN</sub>	Input Voltage	-0.3 to Vdd + 0.3	V	
V <sub>OUT</sub>	DQ pin Voltage	-0.3 to VddQ + 0.3	V	
V <sub>REF</sub>	Input Reference Voltage	-0.3 to Vdd + 0.3	V	
T <sub>OPR</sub>	Operating Temperature	0 to 70	°C	
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C	
T <sub>SOLDER</sub>	T <sub>SOLDER</sub> Soldering Temperature(10s)		°C	
P <sub>D</sub>	Power Dissipation	1	W	
I <sub>ОИТ</sub>	Short Circuit Output Current	± 50	mA	

Caution: Conditions outside the limits listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device.

The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to "ABSOLUTE MAXIMUM RATINGS" conditions for extended periods may affect device reliability.


# Recommanded DC,AC Operating Conditions (Notes: 1) ( $Ta = 0 \text{ to } 70 \text{ x}^{\circ}\text{C}$ )

Symbol	Parameter	Min	Тур	Max	Units	Notes
Vdd	Power Supply Voltage	2.35	2.5	2.65	V	
VddQ	Power Supply Voltage (for I/O Buffer)	2.35	2.5	2.65	V	
$V_{REF}$	Input Reference Voltage	VddQ/2*96%	VddQ/2	VddQ/2*104%	V	2
V <sub>IH</sub> (DC)	Input DC high Voltage	V <sub>REF</sub> +0.2	-	VddQ+0.2	V	5
V <sub>IL</sub> (DC)	Input DC Low Voltage	-0.1	-	V <sub>REF</sub> -0.2	V	5
V <sub>ICK</sub> (DC)	Differential Clock DC Input Voltage	-0.1	-	VddQ+0.1	V	10
V <sub>ID</sub> (DC)	Input Differential Voltage. CK and CK Inputs (DC)	0.4	-	VddQ+0.2	V	7,10
V <sub>IH</sub> (AC)	Input AC High Voltage	V <sub>REF</sub> +0.35	-	VddQ+0.2	V	3,6
V <sub>IL</sub> (AC)	Input AC Low Voltage	-0.1	-	V <sub>REF</sub> -0.35	V	4,6
V <sub>ID</sub> (AC)	Input Differential Voltage. CK and CK Inputs (AC)	0.7	-	VddQ+0.2	V	7,10
V <sub>X</sub> (AC)	Differential AC Input Cross Point Voltage	VddQ/2-0.2	-	VddQ/2+0.2	V	8,10
V <sub>ISO</sub> (AC)	Differential Clock AC Middle Level	VddQ/2-0.2	-	VddQ/2+0.2	V	9,10



Notes: 1. All voltages are referenced to Vss, VssQ.

- 2.  $V_{REF}$  is expected to track variations in VddQ DC level of the transmitting device. Peak to peak AC noise on  $V_{REF}$  may not exceed  $\pm$  2% of  $V_{REF}$  (DC).
- 3. Overshoot limit :  $V_{IH}(max.) = VddQ + 0.9V$  with a pulse width <= 5ns
- 4. Undershoot limit :  $V_{IL}(min.) = -0.9V$  with a pulse width  $\leq 5$ ns
- 5.  $V_{IH}(DC)$  and  $V_{IL}(DC)$  are levels to maintain the current logic state.
- 6.  $V_{IH}(AC)$  and  $V_{IL}(AC)$  are levels to change to the new logic state.
- 7. V<sub>ID</sub> is magnitude of the difference between CK input level and CK input level.
- 8. The value of Vx(AC) is expected to equal VddQ/2 of the transmitting device.
- 9.  $V_{ISO}$  means  $[V_{ICK}(CK) + V_{ICK}(\overline{CK})]/2$
- 10. Refer to the figure below.



11. In the case of external termination, VTT(Termination Voltage) should be gone in the range of  $V_{REF}(DC) \pm 0.04V$ .

# Pin Capacitance (Vdd, VddQ = 2.5V, f = 1MHz, Ta = 25×°C)

Symbol	Parameter	Min	Max	Units
C <sub>IN</sub>	Input Pin Capacitance	2.5	4.0	pF
C <sub>INC</sub>	Clock Pin (CK, CK) Capacitance	2.5	4.0	pF
C <sub>I/O</sub>	I/O Pin (DQ, DQS) Capacitance	3.0	6.0	pF
C <sub>NC</sub> <sup>1</sup>	NC1 Pin Capacitance	-	1.5	pF
C <sub>NC</sub> <sup>2</sup>	NC2 Pin Capacitance	4.0	6.0	pF

Note: These parameters are periodically sampled and not 100% tested.

2 The NC<sup>2</sup> pins have additional capacitance for adjustment of the adjacent pin capacitance.

1 The NC<sup>2</sup> pins have Power and Ground clamp.



# DC Characteristics and Operating Conditions (Vdd, VddQ = $2.5V \pm 0.15V$ , Ta = $0 \sim 70 \times ^{\circ}C$ )

ltem	Symbol	Max			Units	Notes
item		D4(400Mbps)	DA(366Mbps)	D3(333Mbps)	UTILS	Notes
$\label{eq:continuous} \begin{split} & \text{Operating Current} \\ & t_{CK} = \text{min, I}_{RC} = \text{min} \\ & \text{Read/Write command cycling} \\ & \text{OV} <= \text{V}_{IN} <= \text{V}_{IL(AC)}  (\text{max.})  \text{V}_{IH(AC)} (\text{min.})  <= \text{V}_{IN} <= \text{VddQ} \\ & 1  \text{bank operation, Burst Length} = 4 \\ & \text{Address change up to 2 times during minimum I}_{RC}. \end{split}$	I <sub>DD1S</sub>	T.B.D	T.B.D	T.B.D		1, 2
	I <sub>DD2N</sub>	T.B.D	T.B.D	T.B.D		1
$ \begin{array}{l} \text{Standby } \underbrace{(\text{Power Down})}_{\text{CK}=\text{min, } \overline{\text{CS}}} = \text{V}_{\text{IH}}, \overline{\text{PD}} = \text{V}_{\text{IL}} \; (\text{Power Down}) \\ 0\text{V}<=\text{V}_{\text{IN}}<=\text{VdQ} \\ \text{All Banks: inactive state} \end{array} $	I <sub>DD2P</sub>	T.B.D	T.B.D	T.B.D	mA	1
	I <sub>DD5</sub>	T.B.D	T.B.D	T.B.D		1
Self-Refresh Current self-Refresh mode PD = 0.2V, OV<=V <sub>IN</sub> <=VddQ	I <sub>DD6</sub>	T.B.D	T.B.D	T.B.D		

				Unit	Notes
her pins not under test = 0V)	ILI	-5	5	uA	
	I <sub>LO</sub>	-5	5	uA	
	I <sub>REF</sub>	-5	5	uA	
Output Source DC Current V <sub>OH</sub> = VddQ - 0.4V	I <sub>OH</sub> (DC)	-10	-		3
Output Sink DC Current V <sub>OL</sub> =0.4V	I <sub>OL</sub> (DC)	10	-	· mA	3
Output Source DC Current V <sub>OH</sub> = VddQ - 0.4V	I <sub>OH</sub> (DC)	-11	-		3
Output Sink DC Current V <sub>OL</sub> =0.4V	I <sub>OL</sub> (DC)	11	-		3
Output Source DC Current V <sub>OH</sub> = VddQ - 0.4V	I <sub>OH</sub> (DC)	-8	-		3
Output Sink DC Current V <sub>OL</sub> =0.4V	I <sub>OL</sub> (DC)	8	-		3
Output Source DC Current V <sub>OH</sub> = VddQ - 0.4V	I <sub>OH</sub> (DC)	-7	-		3
Output Sink DC Current V <sub>OL</sub> =0.4V	I <sub>OL</sub> (DC)	7	-		3
	Output Source DC Current $V_{OH} = VddQ - 0.4V$ Output Sink DC Current $V_{OL} = 0.4V$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ Output Sink DC Current $V_{OH} = VddQ - 0.4V$ Output Sink DC Current $V_{OL} = 0.4V$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ Output Sink DC Current $V_{OL} = 0.4V$ Output Source DC Current $V_{OL} = 0.4V$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ Output Sink DC Current	$I_{OUT} <= VddQ)$ $I_{REF}$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ $I_{OUtput} Sink DC Current$ $V_{OL} = 0.4V$ $I_{OH}(DC)$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ $I_{OH}(DC)$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ $I_{OL}(DC)$ Output Source DC Current $V_{OL} = 0.4V$ $I_{OL}(DC)$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ $I_{OH}(DC)$ Output Sink DC Current $V_{OH} = VddQ - 0.4V$ $I_{OH}(DC)$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ $I_{OH}(DC)$ Output Source DC Current $V_{OH} = VddQ - 0.4V$ $I_{OH}(DC)$ Output Sink DC Current $V_{OH} = VddQ - 0.4V$ $I_{OH}(DC)$ Output Sink DC Current	ner pins not under test = 0V) $I_{OUT} <= VddQ)$ $I_{REF}$ $Output Source DC Current V_{OH} = VddQ - 0.4V$ $Output Sink DC Current V_{OL} = 0.4V$ $I_{OUT} <= 0.4V$ $I_{OUT} <= 0.4V$ $I_{OUT}                                    $	The pins not under test = 0V) $I_{LO} -5                                   $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Notes : 1. These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of t<sub>CK</sub>, t<sub>RC</sub> and I<sub>RC</sub>.

These parameters depend on the output loading. The specified values are obtained with the output open.
 Refer to output driver characteristics for the detail. Output Driver Strength is selected by Extended Mode Register.



# 256Mb Network-DRAM

# AC Characteristics and Operating Conditions (Notes: 1, 2)

			D4(400	)Mbps)	DA(366	6Mbps)	D3(333	3Mbps)		
Symbol	Item		Min	Max	Min	Max	Min	Max	Units	Notes
t <sub>RC</sub>	Random Cycle Time		25	-	27.5	-	30	-		3
<b>t</b>	Cleak Cycle Time	CL = 3	5.5	7.5	6	7.5	6.5	7.5		3
<sup>t</sup> CK	Clock Cycle Time	CL = 4	5	7.5	5.5	7.5	6	7.5		3
t <sub>RAC</sub>	Random Access Time		-	22	-	24	-	26		3
t <sub>CH</sub>	Clock High Time		0.45*t <sub>CK</sub>	-	0.45*t <sub>CK</sub>	-	0.45*t <sub>CK</sub>	-		3
t <sub>CL</sub>	Clock Low Time		0.45*t <sub>CK</sub>	-	0.45*t <sub>CK</sub>	-	0.45*t <sub>CK</sub>	-		3
t <sub>CKQS</sub>	DQS Access Time from CLK		-0.65	0.65	-0.75	0.75	-0.85	0.85		3, 8
t <sub>QSQ</sub>	Data Output Skew from DQS		-	0.4	ı	0.45	-	0.5		4
t <sub>AC</sub>	Data Access Time from CLK		-0.65	0.65	-0.75	0.75	-0.85	0.85		3, 8
t <sub>OH</sub>	Data Output Hold Time from CLK		-0.65	0.65	-0.75	0.75	-0.85	0.85		3, 8
t <sub>QSPRE</sub>	DQS(Read) Preamble Pulse Width		0.9*t <sub>CK</sub> -0.2	1.1*t <sub>CK</sub> +0.2	0.9*t <sub>CK</sub> -0.2	1.1*t <sub>CK</sub> +0.2	0.9*t <sub>CK</sub> -0.2	1.1*t <sub>CK</sub> +0.2		3
t <sub>HP</sub>	CLK half period ( minium of Actual t <sub>CH</sub> , t <sub>CL</sub> )		$\min(t_{CH},t_{CL})$	-	$\min(t_{CH},t_{CL})$	-	$min(t_{CH}, t_{CL})$	-		
t <sub>QSP</sub>	DQS(Read) Pulse Width		t <sub>HP</sub> -0.55	-	t <sub>HP</sub> -0.6	-	t <sub>HP</sub> -0.65	-		4
t <sub>QSQV</sub>	Data Output Valid Time from DQS		t <sub>HP</sub> -0.55	-	t <sub>HP</sub> -0.6		t <sub>HP</sub> -0.65	-		4
t <sub>DQSS</sub>	DQS(Write) Low to High Setup Time		0.75*t <sub>CK</sub>	1.25*t <sub>CK</sub>	0.75*t <sub>CK</sub>	1.25*t <sub>CK</sub>	0.75*t <sub>CK</sub>	1.25*t <sub>CK</sub>		3
t <sub>DSPRE</sub>	DQS(Write) Preamble Pulse Width		0.4*t <sub>CK</sub>	-	0.4*t <sub>CK</sub>	-	0.4*t <sub>CK</sub>	-		4
t <sub>DSPRES</sub>	DQS First Input Setup Time		0	-	0	-	0	-		3
t <sub>DSPREH</sub>	DQS First Low Input Hold Time		0.25*t <sub>CK</sub>	-	0.25*t <sub>CK</sub>	-	0.25*t <sub>CK</sub>	-		3
t <sub>DSP</sub>	DQS High or Low Input Pulse Width		0.45*t <sub>CK</sub>	0.55*t <sub>CK</sub>	0.45*t <sub>CK</sub>	0.55*t <sub>CK</sub>	0.45*t <sub>CK</sub>	0.55*t <sub>CK</sub>		4
tnee	DQS Input Falling Edge to Clock Setup Time	CL = 3	1.3	-	1.4	-	1.5	-	ns	3, 4
t <sub>DSS</sub>	Dago input raining Lage to clock detap rime	CL = 4	1.3	-	1.4	-	1.5	-		3, 4
t <sub>DSPST</sub>	DQS(Write) Postamble Pulse Width	ı	0.45*t <sub>CK</sub>	-	0.45*t <sub>CK</sub>		0.45*t <sub>CK</sub>	-		4
t <sub>DSPSTH</sub>	DQS(Write) Postamble Hold Time	CL = 3	1.3	-	1.4	-	1.5	-		3, 4
+	LIDOS LIDOS Obras (v40)	CL = 4	1.3	- 0 E*+	1.4	- 0 E*+	1.5	- 0 E*+		3, 4
t <sub>DSSK</sub>	UDQS - LDQS Skew (x16)		-0.5*t <sub>CK</sub>	0.5*t <sub>CK</sub>	-0.5*t <sub>CK</sub>	0.5*t <sub>CK</sub>	-0.5*t <sub>CK</sub>	0.5*t <sub>CK</sub>		
t <sub>DS</sub>	Data Input Setup Time from DQS		0.5	-	0.5	-	0.6	-		4
t <sub>DH</sub>	Data Input Hold Time from DQS		0.5	-	0.5	-	0.6	-		4
t <sub>DIPW</sub>	Data Input pulse Width (for each device)		1.5	-	1.5	-	1.9	-		
t <sub>IS</sub>	Command / Address Input Setup Time		0.9	-	0.9	-	1	-		3
t <sub>IH</sub>	Command / Address Input Hold Time		0.9	-	0.9	-	1	-		3
t <sub>IPW</sub>	Command / Address Input Pulse Width (for each of	device)	2.0	-	2.0	-	2.2	-		
$t_{LZ}$	Data-out Low Impedance Time from CLK		-0.65	-	-0.75	-	-0.85	-		3, 6, 8
t <sub>HZ</sub>	Data-out High Impedance Time from CLK		-	0.65	-	0.75	-	0.85		3, 7, 8
t <sub>QSLZ</sub>	DQS-out Low Impedance Time from CLK		-0.65	-	-0.75	-	-0.85	-		3, 6, 8
t <sub>QSHZ</sub>	DQS-out High Impedance Time from CLK		-0.65	0.65	-0.75	0.75	-0.85	0.85		3, 7, 8
t <sub>QPDH</sub>	Last Output to PD High Hold Time		0	-	0	-	0	-		
t <sub>PDEX</sub>	Power Down Exit Time		2	-	2	-	2	-		3
t <sub>T</sub>	Input Transition Time		0.1	1	0.1	1	0.1	1		
t <sub>FPDL</sub>	PD Low Input Window for Self-Refresh Entry		-0.5*t <sub>CK</sub>	5	-0.5*t <sub>CK</sub>	5	-0.5*t <sub>CK</sub>	5		3



# 256Mb Network-DRAM


# AC Characteristics and Operating Conditions (Notes: 1, 2) (Continued)

O b I	14		D4(400	)Mbps)	DA(366	6Mbps)	D3(333	BMbps)	1.1:4	NI-4
Symbol	ol Item		Min	Max	Min	Max	Min	Max	Units	Notes
t <sub>REFI</sub>	Auto-Refresh Average Interval		0.4	7.8	0.4	7.8	0.4	7.8		5
t <sub>PAUSE</sub>	Pause Time after Power-up		200	-	200	-	200	-	us	
	Random Read/Write Cycle Time	CL = 3	5	-	5	-	5	-		
RC	(Applicable to Same Bank)	CL = 4	5	-	5	-	5	-		
I <sub>RCD</sub>	RDA/WRA to LAL Command Input Delay (Applicable to Same Bank)		1	1	1	1	1	1		
1	LAL to RDA/WRA Command Input Delay	CL = 3	4	-	4	-	4	-		
RAS	(Applicable to Same Bank)	CL = 4	4	-	4	-	4	-		
I <sub>RBD</sub>	Random Bank Access Delay (Applicable to Other Bank)		2	-	2	-	2	-		
l	LAL following RDA to WRA Delay	BL = 2	2	-	2	-	2	-		
I <sub>RWD</sub>	(Applicable to Other Bank)	BL = 4	3	-	3	-	3	-		
I <sub>WRD</sub>	LAL following WRA to RDA Delay (Applicable to Other Bank)		1	-	1	-	1	-	Cycle	
Inno	Mode Register Set Cycle Time	CL = 3	5	-	5	-	5	-	Cycle	
IRSC	iwode Register Set Cycle Time	CL = 4	5	-	5	-	5	-		
$I_{PD}$	PD Low to Inactive State of Input Buffer		-	1	-	1	-	1		
I <sub>PDA</sub>	PD High to Active State of Input Buffer		-	1	-	1	-	1		
	Power down mode valid from REF command	CL = 3	15	-	15	-	15	-		
I <sub>PDV</sub>	Power down mode valid from REF command	CL = 4	18	-	18	-	18	-		
lneso	Auto-Refresh Cycle Time	CL = 3	15	-	15	-	15	-		
IREFC	Auto-Refresh Cycle fillie	CL = 4	18	-	18	-	18	-		
I <sub>CKD</sub>	REF Command to Clock Input Disable at Self-Refresh Entry		16	-	16	-	16	-		
I <sub>LOCK</sub>	DLL Lock-on Time (Applicable to RDA comman	d)	200	-	200	-	200	-		



# **AC Test Conditions**

Symbol	Parameter	Value	Units	Notes
V <sub>IH</sub> (min)	Input high voltage (minimum)	V <sub>REF</sub> + 0.35	V	
V <sub>IL</sub> (max)	Input low voltage (maximum)	V <sub>REF</sub> - 0.35	V	
V <sub>REF</sub>	Input reference voltage	VddQ/2	V	
V <sub>TT</sub>	Termination voltage	V <sub>REF</sub>	V	
V <sub>SWING</sub>	Input signal peak to peak swing	1.0	V	
V <sub>R</sub>	Differential clock input reference level	V <sub>X(AC)</sub>	V	
V <sub>ID</sub> (AC)	Input differential voltage	1.5	V	
SLEW	Input signal minimum slew rate	1.0	V/ns	
$V_{OTR}$	Output timing measurement reference voltage	VddQ/2	V	



 $Slew=(V_{IH}min_{(AC)}-V_{IL}max_{(AC)})/\triangle T$ 

**Notes :** 1. Transition times are measured between  $V_{IH} \min_{(DC)}$  and  $V_{IL} \max_{(DC)}$ . Transition (rise and fall) of input signals have a fixed slope.

- 2. If the result of nominal calculation with regard to t<sub>CK</sub> contains more than one decimal place, the result is rounded up to the nearest decimal place. (i.e., t<sub>DQSS</sub> = 0.75\*t<sub>CK</sub>, t<sub>CK</sub> = 5ns, 0.75\*5ns = 3.75ns is rounded up to 3.8ns.)
- 3. These parameters are measured from the differential clock (CK and  $\overline{\text{CK}}$ ) AC cross point.
- 4. These parameters are measured from signal transition point of DQS crossing  $V_{\mathsf{REF}}$  level.
- 5. The  $t_{\mbox{\scriptsize REFI}}$  (MAX.) applies to equally distributed refresh method.
  - The t<sub>REFI</sub> (MIN.) applies to both burst refresh method and distributed refresh method.
  - In such case, the average interval of eight consecutive Auto-Refresh commands has to be more than 400ns always. In other words, the number of Auto- Refresh cycles which can be performed within 3.2us (8X400ns) is to 8 times in the maximum.
- 6. Low Impedance State is speified at VddQ/2± 0.2V from steady state.
- 7. High Impedance State is specified where output buffer is no longer driven.
- 8. These parameters depend on the clock jitter. These parameters are measured at stable clock.




# **Power Up Sequence**

- 1. As for  $\overline{PD}$ , being maintained by the low state ( $\leq$ 0.2V) is desirable before a power-supply injection.
- 2. Apply Vdd before or at the same time as VddQ.
- 3. Apply VddQ before or at the same time as  $V_{\mbox{\scriptsize REF}}$
- 4. Start clock (CK,  $\overline{\text{CK}}$ ) and maintain stable condition for 200us (min.).
- 5. After stable power and clock, apply DESL and take  $\overline{PD}$  = H.
- 6. Issue EMRS to enable DLL and to define driver strength. (Note: 1)
- 7. Issue MRS for set  $\overline{\text{CAS}}$  Latency (CL), Burst Type (BT), and Burst Length (BL). (Note : 1)
- 8. Issue two or more Auto-Refresh commands. (Note:1)
- 9. Ready for normal operation after 200 clocks from Extended Mode Register programming. (Note: 2)


Note: 1. Sequence 6, 7 and 8 can be issued in random order.

2. L=Logic Low, H = Logic High





# **Basic Timing Diagrams**


# **Input Timing**



# Timing of the CK, /CK








Note: The correspondence of LDQS, UDQS to DQ. (K4C561638F-TC)


LDQS	DQ0 to 7
UDQS	DQ8 to 15



# Write Timing (Burst Length = 4)




# tREFI, tPAUSE, Ixxxx Timing





# Write Timing (x16 device) (Burst Length = 4)





**Function Truth Table (Notes: 1,2,3)** 

**Command Truth Table (Notes: 4)** 

•The First Command

Symbol	Function	CS	FN	BA1-BA0	A14-A9	A8	A7	A6-A0
DESL	Device Deselect	Н	Х	Х	Х	Х	Х	Х
RDA	Read with Auto-close	L	Н	BA	UA	UA	UA	UA
WRA	Write with Auto-close	L	L	BA	UA	UA	UA	UA

•The Second Command (The next clock of RDA or WRA command)

Symbol	Function	CS	FN	BA1-BA0	A14-A13	A12-A11	A10-A9	A8	A7	A6-A0
LAL	Lower Address Latch (x16)	Н	Х	Х	V	V	Х	Х	Х	LA
LAL	Lower Address Latch (x8)	Н	Х	Х	V	Х	Х	Х	LA	LA
REF	Auto-Refresh	L	Х	Х	Х	Х	Х	Х	Х	Х
MRS	Mode Register Set	L	Х	V	L	L	L	L	V	V

Notes: 1. L=Logic Low, H=Logic High, X=eitherL or H, V=Valid (Specified Value), BA=Bank Address, UA=Upper Address, LA=Lower Address.

- 2. All commands are assumed to issue at a valid state.
- 3. All inputs for command (excluding SELFX and PDEX) are latched on the crossing point of differential clock input where CLK goes to High.
- Operation mode is decided by the comination of 1st command and 2nd command refer to "STATE DIAGRAM" and the command table below.

### **Read Command Table**

Command (Symbol)	CS	FN	BA1-BA0	A14-A9	A8	A7	A6-A0	Notes
RDA (1st)	L	Н	BA	UA	UA	UA	UA	
LAL (2nd)	Н	Х	Х	Х	Х	LA	LA	5

Notes: 5. For x16 device, A7 is "X" (either L or H).

### **Write Command Table**

### K4C561638F-TC

Command (Symbol)	CS	FN	BA1-BA0	A14	A13	A12	A11	A10-A9	A8	A7	A6-A0
WRA (1st)	L	L	BA	UA	UA	UA	UA	UA	UA	UA	UA
LAL (2nd)	Н	Х	Х	LVWO	LVW1	UVW0	UVW1	Х	Х	Х	LA

### K4C560838F-TC

Command (Symbol)	CS	FN	BA1-BA0	A14	A13	A12	A11	A10-A9	A8	A7	A6-A0
WRA (1st)	L	L	BA	UA	UA	UA	UA	UA	UA	UA	UA
LAL (2nd)	Н	Х	Х	VWO	VW1	Х	Х	Х	Х	LA	LA

Note: 6. A14 to A11 are used for variable Write Length (VW) control at Write Operation.

# **VW Truth Table**

	Function	VW0	VW1
BL = 2	Write All Words	L	Х
BL = 2	Write First One Word	Н	Х
	Reserved	L	L
BL = 4	Write All Words	Н	L
DL = 4	Write First Two Words	L	Н
	Write First One Word	Н	Н

Note: 7. For x16 device, LVW0 and LVW1 control DQ0-DQ7, UVW0 and UVW1 control DQ8-DQ15.

# **Mode Register Set Command Truth Table**

Command (Symbol)	CS	FN	BA1-BA0	A14-A9	A8	A7	A6-A0	Notes
RDA (1st)	L	Н	Х	Х	Х	Х	Х	
MRS (2nd)	L	Х	V	L	L	V	V	8

Note: 8. Refer to "Mode Register Table".



# **Function Truth Table (Continued)**

# **Auto-Refresh Command Table**

Function	Command	Current	P	PD		FN	BA1-BA0	A14 A0	A8	A7	A6-A0	Notes
Function	(Symbol)	State	n-1	n	CS	FIN	BAT-BAU	A14-A3	Ao	Ai	A0-A0	Notes
Active	WRA(1st)	Standby	Н	Н	L	L	Х	Х	Х	Х	Х	
Auto-Refresh	REF(2nd)	Active	Н	Н	L	Х	Х	Х	Х	Х	Х	

### **Self-Refresh Command Table**

Function	Command	nd Current		D	CS	FN	BA1-BA0	A14 A0	A8	A7	A6-A0	Notes
Function	(Symbol)	State	n-1	n	CS	FIN	DA I-DAU	A14-A9	Ао	A	A0-AU	Notes
Active	WRA(1st)	Standby	Н	Н	L	L	Х	Х	Χ	Х	Х	
Self-Refresh Entry	REF(2nd)	Active	Н	L	L	Х	Х	Х	Х	Х	Х	9, 10
Self-Refresh Continue	-	Self-Refresh	L	L	Х	Х	Х	Х	Х	Х	Х	
Self-Refresh Exit	SELFX	Self-Refresh	L	Н	Н	Х	Х	Х	Х	Х	Х	11

# **Power Down Table**

Function	Command	Current	rent PD		CS	FN	DA1 DA0	A14-A9	A8	A7	A6-A0	Notos
Function	(Symbol)	State	n-1	n	CS	FIN	DA I-DAU	A14-A3	Ao	Ai	A0-A0	Notes
Power Down Entry	PDEN	Standby	Н	L	Н	Х	Х	Х	Χ	Х	Х	10
Power Down Continue	-	Power Down	L	L	Х	Х	Х	Х	Χ	Х	Х	
Power Down Exit	PDEX	Power Down	L	Н	Н	Х	Х	Х	Х	Х	Х	11

**Notes :** 9.  $\overline{PD}$  has to be brought to Low within  $t_{FPDL}$  from REF command.

10. PD should be brought to Low after DQ's state turned high impedance.

11. When  $\overline{PD}$  is brought to High from Low, this function is executed asynchronously.



# **Function Truth Table (Continued)**

Current State	n-1	D n	CS	FN	Address	Command	Action	Notes
	Н	Н	Н	Х	Х	DESL	NOP	
	Н	Н	L	Н	BA, UA	RDA	Row activate for Read	
l [	Н	Н	L	L	BA, UA	WRA	Row activate for Write	
Idle	Н	L	Н	Х	Х	PDEN	Power Down Entry	12
	Н	L	L	Х	Х	-	Illegal	
	L	Х	Х	Х	Х	-	Refer to Power Down state	
	Н	Н	Н	Х	LA	LAL	Begin read	
ĺ	Н	Н	L	Х	Op-Code	MRS/EMRS	Access to Mode Register	
Row Active for Read	Н	L	Н	Х	Х	PDEN	Illegal	
ĺ	Н	L	L	Х	Х	REF (Self)	Illegal	
ĺ	L	Х	Χ	Х	Х	-	Invalid	
	Н	Н	Н	Х	LA	LAL	Begin Write	
	Н	Н	L	Х	Х	REF	Auto-Refresh	
Row Active for Write	Н	L	Н	Х	Х	PDEN	Illegal	
	Н	L	L	Х	Х	REF (Self)	Self-Refresh entry	
	L	Х	Χ	Х	Х	-	Invalid	
	Н	Н	Н	Х	Х	DESL	Continue burst read to end	
	Н	Н	L	Н	BA, UA	RDA	Illegal	13
DI	Н	Н	L	L	BA, UA	WRA	Illegal	13
Read	Н	L	Н	Х	Х	PDEN	Illegal	
ĺ	Н	L	L	Х	Х	-	Illegal	
ĺ	L	Х	Χ	Х	Х	-	Invalid	
	Н	Н	Н	Х	Х	DESL	Data write & continue burst write to end	40
ĺ	Н	Н	L	Н	BA, UA	RDA	Illegal	13
10/	Н	Н	L	L	BA, UA	WRA	Illegal	13
Write	Н	L	Н	Х	Х	PDEN	Illegal	
ĺ	Н	L	L	Х	Х	-	Illegal	
ĺ	L	Х	Х	Х	Х	-	Invalid	
	Н	Н	Н	Х	Х	DESL	NOP-> Idle after I <sub>REFC</sub>	
	Н	Н	L	Н	BA, UA	RDA	Illegal	
Auto Defraching	Н	Н	L	L	BA, UA	WRA	Illegal	
Auto-Refreshing	Н	L	Н	Х	Х	PDEN	Self-Refresh entry	
	Н	L	L	Х	Х	-	Illegal	
	L	Х	Χ	Х	Х	-	Refer to Self-Refreshing state	
	Н	Н	Н	Х	Х	DESL	Nop-> Idle after I <sub>RSC</sub>	
	Н	Н	L	Н	BA, UA	RDA	Illegal	
<b></b>	Н	Н	L	L	BA, UA	WRA	Illegal	
Mode Register Accessing	Н	L	Н	Х	X	PDEN	Illegal	14
	Н	L	L	Х	Х	-	Illegal	
	L	Х	Х	Х	Х	-	Invalid	
	Н	Χ	Х	Х	Х	-	Invalid	
	L	L	Х	Х	Х	-	Maintain Power Down Mode	
Power Down	L	Н	Н	Х	Х	RDEX	Exit Power Down Mode->Idle after t <sub>PDEX</sub>	
	L	Н	L	Х	Х	-	Illegal	
	H	Х	X	X	X	-	Invalid	
	L	L	X	X	X	-	Maintain Self-Refresh	
Se;f-Refreshing	L	<u>-</u> Н	Н	X	X	SELFX	Exit Self-Refresh->Idle after I <sub>REFC</sub>	
	-		• •	X	X	-	Illegal	


- Notes: 12. Illegal if any bank is not idle.

  13. Illegal to bank in specified states: Function may be Legal in the bank indicated by bank Address (BA).
  - 14. Illegal if t<sub>FPDL</sub> is not satisfied.



# **Mode Register Table**

# Regular Mode Register (Notes: 1)



# **Extended Mode Register (Notes: 4)**

Address	BA1 <sup>*4</sup>	BA0 <sup>*4</sup>	A14-A7		A6	A5-A2	A1	A0
Register	0	1	1 0		DIC	0	DIC	DS
			·					
				A1	Output Dri	ver Impedance C	Control (DIC)	
			0	0	N	ormal Output Dri	ver	
			0	1	S	trong Output Dri	ver	
					W	eaker Output Dr	iver	
					W	1		


Note: 1. Regular Mode Register is Chosen Using the combination of BA0 = 0 and BA1 = 0.

- 2. "Reserved" places in Regular Mode Register should not be set.
- 3. A7 in Regular Mode Register must be set to "0"(Low state). Because test Mode is specific mode for supplier.
- 4. Extended Mode Register is chosen using the Combination of BA0 = 1 and BA1 = 0.

A0 DLL Switch (DS)  0 DLL Enable  1 DLL Disable		<b>V</b>
	A0	DLL Switch (DS)
1 DLL Disable	0	DLL Enable
	1	DLL Disable



# **State Diagram**




Command Input

---- ► Automatic Return


The second command at Active state must be issued 1 clock after RDA or WRA command input

# **Timing Diagrams**


Single Bank Read Timing (CL = 3)



# Single Bank Read Timing (CL = 4)











# Single Bank Read-Write Timing (CL = 3)



# Single Bank Read-Write Timing (CL = 4)





#### Multiple Bank Read Timing (CL = 3) 10 CK I<sub>RC</sub> = 5 cycles I<sub>RBD</sub> = 2 cycles I<sub>RCD</sub> = 1 cycle RDAa LALa RDAb LALb DESL RDAa LALa **RDAc** LALc RDAd LALd RDAb Command I<sub>RCD</sub> = 1 cycle I<sub>RCD</sub> = 1 cycle $I_{\mathsf{RBD}} = 2$ cycles Bank Add. (BA0, BA1) Bank"b" Χ Χ Bank"b" Bank"a" Bank"a" Bank"c" Bank"d" BL = 2 I<sub>RBD</sub> = 2 cycles Hi-Z DQS (Output) CL = 3 CL = 3 DQ Qa0 Qa1 Qb0 Qb1 Qa0 Qa1 Qc0 (Output) CL = 3 CL = 3 BL = 4DQS (Output) CL = 3 DQ -(Qa0)(Qa1)(Qa2)(Qa3)(Qc0 Qa0\\Qa1\\Qa2\\Qa3\\Qb0\\Qb1\\Qb2\\Qb3 (Output) Multiple Bank Read Timing (CL = 4) CK -I<sub>RBD</sub> = 2 cycles I<sub>RCD</sub> = 1 cycle $I_{RCD} = 1$ cycle **RDAb** Command RDAa RDAb LALb DESL RDAa LALd LALa **RDAc** LALc RDAd I<sub>RAS</sub> = 4 cycles I<sub>RCD</sub> =1 cycle $I_{RCD}$ $I_{RBD} = 2$ cycles $I_{RBD} = 2$ cycles Bank Add. (BA0, BA1) Bank"d" Bank"b" Bank"a" Bank"b" Bank"a" Χ Bank"c" I<sub>RBD</sub> = 2 cycles BL = 2Hi-Z DQS (Output) CL = 4 CL = 4 DQ Qa0\Qa1 Qb0\Qb1 Qa0/Qa1 \_\_\_\_\_\_CL = 4 (Output) BL = 4DQS— (Output) CL = 4 Qa0\Qa1\Qa2\Qa3\Qb0\Qb1 DQ Qa0\Qa1\Qa2 (Output)



Note: "X" is don't care. IRC to the same bank must be satisfied.

Multiple Bank Write Timing (CL = 3)

#### 10 CK WRAc Command WRAb WRAa WRAb WRAa LALb DESL LALa cycle Bank Add. (BA0, BA1) Χ Bank"b" Bank"a" Χ Bank"c" Bank"d" Bank"b" t<sub>DQSS</sub> BL = 2 $I_{RBD}$ DQS (input) WL = 2 WL = 2 DQ Da0 Da1 D60\D61 Dc0 Dc1 ∕Da0∖⁄Da1 (input) BL = 4DQS (input) DQ /Da0\/Da1\/Da2\/Da3\/Db0\/Db1\/Db2\/Db3 (Da0\/Da1\/Da2\/Da3\/Dc0\/Dc1\/Dc2 (input) Multiple Bank Write Timing (CL = 4) 6 10 CK CK -WRAb Command WRAa WRAb DESL WRAa WRAc LALb LALa cycle RCD Bank Add. (BA0, BA1) Bank"a" Χ Bank"b" Χ Bank"a" Χ Bank"c" Χ Bank"d" Bank"b" = 2 cycles BL = 2DQS (input) DQ (Db0)(Db1) √Da0\Da1 Da0\Da1 Dc0\Dc1 (input) $t_{DOSS}$ BL = 4



\_ DQS (input)

DQ

(input)

WL = 3

Da0\Da1\Da2\Da3\Dc0\Dc1

means "H" or "L" "X" is don't care  $I_{\mbox{\scriptsize RC}}$  to the same bank must be satisfied.

WL = 3

⟨Da0\Da1\Da2\Da3\Db0\Db1\Db2\Db3


#### **Multiple Bank Read-Write Timing (BL = 2)** 10 CK I<sub>RWD</sub> = 2 cycles Command DESL WRAc LALc WRAa LALa RDAb LALb LALc RDAd WRAc = 1 cycle I<sub>WRD</sub> I<sub>RCD</sub> = 1 cycle I<sub>RCD</sub> = 1 cycle Bank Add. (BA0, BA1) Bank"a' Bank"b" Χ Bank"c" Bank"d" Χ Χ Bank"c" CL = 3Hi-Z Hi-Z Hi-Z DQS WL = 2 WL = 2 CL = 3 CL = 3 Da0\Da1 Qb0/Qb1 Dc0\Dc1 DQ (Qd0 $t_{\text{DQSS}}$ CL = 4Hi-Z Hi-Z Hi-Z - DQS WL =3 WL = 3 CL = 4 Hi-Z DQ Da0\Da1 Qb0/Qb1 Dc0\Dc1 Multiple Bank Read-Write Timing (BL = 4) 10 CK -Command **RDAb** DESL WRAc LALc **RDAd** LALd DESL I<sub>WRD</sub> = 1 cycle I<sub>RCD</sub> = 1 cycle I<sub>WRD</sub> = 1 cycle I<sub>RCD</sub> = 1 cycle Bank Add. (BA0, BA1) Χ Bank"a" Bank"b" Χ Bank"c' Bank"d" tDQSS $t_{DQSS}$ CL = 3Hi-Z DQS WL = 2 CL = 3 CL = 3 WL = 2 Hi-Z Qb0\Qb1\Qb2\Qb3 Dc0\Dc1\Dc2\Dc3 DQ Da0\Da1\Da2\Da3 CL = 4Hi-Z DQS WL = 3 WI = 3DQ Da0\Da1\Da2\Da3 Qb0\Qb1\Qb2\Qb3 Dc0\Dc1\Dc2\Dc3



Note: "X" is dont care

I<sub>RC</sub> to the same bank must be satisfied.


# Single Bank Write with VW (CL=3, BL=4, Sequential mode)




Notes: DQS input must be continued till end of burst count even if some of laster data is masked.



# Mode Register Set Timing (CL=3, BL=2)



# Power Down Timing (CL=3, BL=2)



Note: "x" is don't care.

IPD is defined from the first clock rising edage after  $\overline{\text{PD}}$  is brought to "Low".

IPDA is defined from the first clock rising edage after  $\overline{PD}$  is brought to "High".


PD must be kept "High" level until end of Burst data output.

PD should be brought to high within t<sub>REFI(max)</sub> to maintain the data written into cell.



# **Power Down Timing (CL=4)**

# Write cycle to Power Down Mode




Note: "x" is don't care.


PD must be kept "High" level until WL+2 clock cycles from LAL command.

PD should be brought to high within t<sub>REFI(max)</sub> to maintain the data written into cell.

# Auto-Refresh Timing (CL=3, BL=4)




Note: In case of CL=3, I<sub>REFC</sub> must be meet 15 clock cycles. When the Auto-Refresh operation is performed, the synthetic average interval of Auto-Refresh command specified by t<sub>REFI</sub> must be satisfied. t<sub>REFI</sub> is average Interval time in 8 Refresh cycles that is sampled randomly.



$$t_{REFI} = \frac{\text{Total time of 8 Refresh cycle}}{8} = \frac{t_1 + t_2 + t_3 + t_4 + t_5 + t_6 + t_7 + t_8}{8}$$


 $t_{\mathsf{REFI}}$  is specified to avoid partly concentrated current of Refresh operation that is activated larger area than Read/Write operation.

# **Self-Refresh Entry Timing**



- 2.  $\overline{PD}$  msut be brought to "Low" within the timing between  $t_{FPDL}(min)$  and  $t_{FPDL}(max)$  to Self Refresh mode When  $\overline{PD}$  is brought to "Low" after  $I_{PDV}$ , Network-DRAM perform Auto Refresh and enter Power down mode.
- 3. It is desirable that clock input is continued at least 16 clock cycles from REF command even though PD is brought to "Low" for Self-Refresh Entry.

### **Self-Refresh Exit Timing**



- Note: 1. "X" is don't care.,
  - 2. Clock should be stable prior to  $\overline{PD}$  = "High" if clock input is suspended in Self-Refresh mode.
  - 3. DESL command must be asserted during  $I_{REFC}$  after  $\overline{PD}$  is brought to "High".
  - 4. IPDA is defined from the first clock rising edge after PD is brought to "High".
  - 5. It is desirable that one Auto-Refresh command is issued just after Self-Refresh Exit before any other operation.
  - 6. Any command (except Read command) can be issued after  $\rm I_{REFC}.$
  - 7. Read command (RDA+LAL) can be issued after ILOCK.

# **Function Description**

### **Network-DRAM**

The Network-DRAM is Double Data Rate (DDR) operating. The Network-DRAM is competent to perform fast random core access, low latency, low consumption and high-speed data bandwidth.

### **Pin Functions**

# Clock Inputs: CK & CK

The CK and  $\overline{\text{CK}}$  inputs are used as the reference for synchronus operation. CK is master clock input. The  $\overline{\text{CS}}$ , FN and all address input signals are sampled on the crossing of the positive edge of  $\overline{\text{CK}}$  and the negative edge of CK. The DQS and DQ and DQ output data are referenced to the crossing point of CK and  $\overline{\text{CK}}$ . The timing reference point for the differential clock is when the CK and  $\overline{\text{CK}}$  signals cross during a transition.

### Power Down: PD

The PD input controls the entry to the Power Down or Self-Refresh modes. The PD input does not have a Clock Suspend function like a CKE input of a standard SDRAMs, therefore it is illegal to bring PD pin into low state if any Read or Write operation is being performed

# Chip Select & Function Control: CS & FN

The  $\overline{\text{CS}}$  and FN inputs are a control aignal for forming the operation commands on Network-DRAM. Each operation mode is decided by the combination of the two consecutive operation commands using the  $\overline{\text{CS}}$  and FN inputs.

### Bank Addresses: BA0 & BA1

The BA0 and BA1 inputs are latched at the time of assertion of the RDA or WRA command and are selected the bank to be used for the operation.

	BA0	BA1
Bank #0	0	0
Bank #1	1	0
Bank #2	0	1
Bank #3	1	1



Address Inputs: A0 to A14

Address inputs are used to access the arbitrary address of the memory cell array within each bank. The Upper Addresses with Bank address are latched at the RDA or WRA command and the Lower Addresses are latched at the LAL command. The A0 to A14 inputs are also used for setting the data in the Regular or Extended Mode Register set cycle.

	Upper Address	Lower Address
K4C560838F-TC	A0 to A14	A0 to A7
K4C561638F-TC	A0 to A14	A0 to A6

Data Input/Output: DQ0 to DQ7 or DQ15

The input data of DQ0 to DQ15 are taken in synchronizing with the both edges of DQS input signal. The output data of DQ0 to DQ15 are outputted synchronizing with the both edges of DQS output signal.

Data Strobe: DQS or LDQS, UDQS

The DQS is bi-directional signal. Both edges of DQS are used as the reference of data input or output. The LDQS is allotted for Lower Byte (DQ0 to DQ7) Data. The UDQS is allotted for Upper Byte(DQ8 to DQ15) Data. In write operation, the DQS used as an input signal is utilized for a latch of write data. In read operation, the DQS that is an output signal provides the read data strobe.

Power Supply: Vdd, VddQ, Vss, VssQ

Vdd and Vss are supply pins for memory core and peripheral circuits. VddQ and VssQ are power supply pins for the output buffer.

Reference Voltage: VREF

V<sub>REF</sub> is reference voltage for all input signals.



### **Command Functions and Operations**

K4C5608/1638C-TC are introduced the two consecutive command input method. Therefore, except for Power Down mode, each operation mode decided by the combination of the first command and the second command from stand-by states of the bank to be accessed.

### Read Operation (1st command + 2nd command = RDA + LAL)

Issuing the RDA command with Bank Addresses and Upper Addresses to the idle bank puts the bank designated by Bank Address in a read mode. When the LAL command with Lower Addresses is issued at the next clock of the RDA command, the data is read out sequentially synchroniaing with the both edges of DQS output signal (Burst Read Operation). The initial valid read data appears after CAS latency, the burst length of read data and the burst type must be set in the Mode Register beforehand. The read operated bank goes back automatically to the idle state after I<sub>RC</sub>.

### Write Operation (1st command + 2nd command = WRA + LAL)

Issuing the WRA command with Bank Addresses and Upper Addresses to the idle bank puts the bank designated by Bank Address in a write mode. When the LAL command with Lower Addresses is issued at the next clock of the WRA command, the input data is latched sequentially synchronizing with the both edges of DQS input signal (Burst Write Operation). The data and DQS inputs have to be asserted in keeping with clock input after CAS latency-1 from the issuing of the LAL command. The write data length is set by the VW in the LAL command. The DQS have to be provided for a burst length. The CAS latency and the burst type must be set in the Mode Register beforehand. The write operated bank goes back automatically to the idle state after I<sub>RC</sub>.

# Auto-Refresh Operation (1st command + 2nd command = WRA + REF)

K4C560838/1638C-TC are required to refresh like a standard SDRAM. The Auto-Refresh operation is begun with the REF command following to the WRA command. The Auto-Refresh mode can be effective only when all banks are in the idle state and all outputs are in Hi-z states. In a point to notice, the write mode started with the WRA command is canceled by the REF command having gone into the next clock of the WRA command instead of the LAL command. The minimum period between the Auto-Refresh command and the next command is specified by I<sub>REFC</sub>. However, about a synthetic average interval of Auto-Refresh command, it must be careful. In case of equally distributed refresh, Auto-Refresh command has to be issued within once for every 7.8us by the maximum In case of burst refresh or random distributed refresh, the average interval of eight consecutive Auto-Refresh command has to be more than 400ns always. In other words, the number of Auto-Refresh cycles which can be performed within 3.2us (8x400ns) is to 8 times in the maximum

# Self-Refresh Operation (1st command + 2nd command = WRA + REF with PD="L")

It is the function of Self-Refresh operation that refresh operation can be performed automatically by using an internal timer. When all banks are in the idle state and all outputs are in Hi-z states, the K4C560838/1638C-TC become Self-Refresh mode by issuing the Self-Refresh command.  $\overline{PD}$  has to be brought to "Low" within  $t_{FPDL}$  from the REF command following to the WRA command for a Self-Refresh mode entry. In order to satisfy the refresh period, the Self-Refresh entry command should be asserted within 7.8us after the latest Auto-Refresh command. Once the device enters Self-Refresh mode, the DESL command must be continued for  $I_{REFC}$  period. In addition, it is desirable that clock input is kept in  $I_{CKD}$  period. The device is in Self-Refresh mode as long as  $\overline{PD}$  held "Low". During Self-Refresh mode, all input and output buffers except for  $\overline{PD}$  are disabled, therefore the power dissipation lowers. Regarding a Self-Refresh mode exit,  $\overline{PD}$  has to be changed over from "Low" to "High" along with the DESL command, and the DESL command has to be continuously issued in the number of clocks specified by  $I_{REFC}$ . The Self-Refresh exit function is asynchronous operation. It is required that one Auto-Refresh command is issued to avoid the violence of the refresh period just after  $I_{REFC}$  from Self-Refresh exit.



# Power Down Mode( PD="L" )

When all banks are in the idle state and all outputs are in Hi-Z states, the K4C560838/1638C-TC become Power Down Mode by asserting  $\overline{PD}$  is "Low". When the device enters the Power Down Mode, all input and output buffers except for  $\overline{PD}$  are disabled after specified time. Therefore, the power dissipation lowers. To exit the Power Down Mode,  $\overline{PD}$  has to be brought to "High" and the DESL command has to be issued at next CK rising edge after  $\overline{PD}$  goes high. The Power Down exit function is asynchronous operation.

# Mode Register Set (1st command + 2nd command = RDA + MRS)

When all banks are in the idle state, issuing the MRS command following to the RDA command can program the Mode Register. In a point to notice, the read mode started with the RDA command is canceled by the MRS command having gone into the next clock of the RDA command instead of the LAL command. The data to be set in the Mode Register is transferred using A0 to A14, BA0 and BA1 address inputs. The K4C560838/1638C-TC have two mode registers. These are Regule and Extended Mode Register. The Regular or Extended Mode Register is chosen by BA0 in the MRS command. The Regular Mode Register designates the operation mode for a read or write cycle. The Regular Mode Register has four function fields.

The four fields are as follows:

- (R-1) Burst Length field to set the length of burst data
- (R-2) Burst Type field to designate the lower address access sequence in a burst cycle
- (R-3) CAS Latency field to set the access time in clock cycle
- (R-4) Test Mode field to use for supplier only.

The Extended Mode Register has two function fields.

The two fields are as follows:

- (E-1) DLL Switch field to choose either DLL enable or DLL disable
- (E-2) Output Driver Impedance Control field.

Once these fields in the Mode Register are set up, the register contents are maintained until the Mode Register is set up again by another MRS command or power supply is lost. The initial value of the Regular or Extended Mode Register after power-up is undefined, therefore the Mode Register Set command must be issued before proper operation.



Regular Mode Register/Extended Mode Register change bits (BA0, BA1)
 These bits are used to choose either Regular MRS or Extended MRS

BA1	BA0	A14 - A0
0	0	Regular MRS cycle
0	1	Extended MRS cycle
1	Х	Reserved

# **Regular Mode Register Fields**

### (R-1) Burst Length field (A2 to A0)

This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 2 or 4 words

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2 words
0	1	0	4 words
0	1	1	Reserved
1	Х	Х	Reserved

### (R-2) Burst Type field (A3)


This Burst Type can be chosen Interleave mode or Sequential mode. When the A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both burst types support burst length of 2 and 4 words.

A3	Burst Type
0	Sequential
1	Interleave

• Addressing sequence of Sequential mode (A3)

A column access is started from the inputted lower address and is performed by incrementing the lower address input to the device. The address is varied by the Burst Length as the following.

CAS Latency = 2



Addressing sequence for Sequential mode

Data	Access Address	Burst Length
Data 0	n	2 words (Address bits is LA0)
Data 1	n + 1	not carried from LA0 to LA1
Data 2	n + 2	→ 4 words(Address bits is LA1, LA0)
Data 3	n + 3	not carried from LA0 to LA1



• Addressing sequence of Inteleave mode

A column access is started from the inputted lower address and is performed by interleaving the address bits in the sequence shown as the following.

### Addressing sequence for Interleave mode

Data	Access Address	Burst Length
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	77 .
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 A0	2 words
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	4 words
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0	] _

### (R-3) CAS Latency field (A6 to A4)

This field specifies the number of clock cyc<u>les from the assertion of the LAL command following the RDA command to the first data read. The minimum values of CAS Latency depends on the frequency of CK. In a write mode, the place of clock which should input write data is CAS Latency cycles - 1.</u>

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	Reserved
0	1	1	3
1	0	0	4
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

### (R-4) Test Mode field (A7)

This bit is used to enter Test Mode for supplier only and must be set to "0" for normal operation.

# (R-5) Reserved field in the Regular Mode Register

• Reserved bits (A8 to A14)

These bits are reserved for future operations. They must be set to "0" for normal operation.



# **Extended Mode Register Fields**

(E-1) DLL Switch field (A0)

This bit is used to enable DLL. When the A0 bit is set "0", DLL is enabled.

(E-2) Output Driver Impedance Control field (A1/A0)

This field is used to choose Output Driver Strength. Four types of Driver Strength are supported.

A6	A1	Output Driver Impedance Control
0	0	Normal Output Driver
0	1	Strong Output Driver
1	0	Weaker Output Driver
1	1	Weakest Output Driver

(E-3) Reserved field (A2 to A5, A7 to A14)

These bits are reserved for future operations and must be set to "0" for normal operation.

