Document Title

Multi-Chip Package MEMORY 128M Bit (16Mx8) Nand Flash Memory / 8M Bit (512Kx16) Full CMOS SRAM

Revision History

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft 128M NAND Flash C-die - 8M SRAM B-die	May 6, 2003	Preliminary
0.5	Revised - Changed Common Power Supply Voltage from '2.4V to 2.8V' to '2.4V to 2.9V' <sram> Changed Voltage Parameters - Power Supply Voltage from '2.4V ~ 2.8V' to '2.4V ~ 2.9V' - Vcc(Max) from 2.8V to 2.9V in Recommended DC Operating Conditions - VDR(Max) from 2.8V to 2.9V</sram>	June 12, 2003	Preliminary
1.0	Finalize	August 18, 2003	Filal

Note: For more detailed features and specifications including FAQ, please refer to Samsung's web site. http://samsungelectronics.com/semiconductors/products/products_index.html

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



Multi-Chip Package MEMORY 128M Bit (16Mx8) Nand Flash Memory / 8M Bit (512Kx16) Full CMOS SRAM

FEATURES

<Common>

Power Supply Voltage: 2.4V to 2.9V
Operating Temperature: -25°C ~ 85°C

• Package: 69 - ball FBGA Type - 8 x 11mm, 0.8 mm pitch

<NAND Flash>

• Voltage Supply: 2.4 ~ 2.9V

Organization

- Memory Cell Array: (16M + 512K)bit x 8bit
- Data Register: (512 + 16)bit x 8bit

Automatic Program and Erase
 Page Program: (512 + 16)Byte
 Block Erase: (16K + 512)Byte

Page Read Operation
Page Size: (512 + 16)Byte
Random Access: 10µs(Max.)
Serial Page Access: 50ns(Min.)

Fast Write Cycle Time
Program time: 200μs(Typ.)
Block Erase Time: 2ms(Typ.)

• Command/Address/Data Multiplexed I/O Port

• Hardware Data Protection

- Program/Erase Lockout During Power Transitions

Reliable CMOS Floating-Gate Technology
 Endurance : 100K Program/Erase Cycles
 Data Retention : 10 Years

Command Register OperationUnique ID for Copyright Protection

<SRAM>

Organization: 512K x16
Power Supply Voltage: 2.4~2.9V
Low Data Retention Voltage: 1.5V(Min)

• Three State Outputs

GENERAL DESCRIPTION

The K5P2881BCM featuring single 2.6V power supply is a Multi Chip Package Memory which combines 128Mbit Nand Flash and 8Mbit full CMOS SRAM.

The 128Mbit Flash memory is organized as 16M x8 bit and the 8Mbit SRAM is organized as 512K x16 bit. In 128Mbit NAND Flash a program operation can be performed in typical 200µs on the 528-byte page and an erase operation can be performed in typical 2ms on a 16K-byte block. Data in the data register can be read out at 50ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write control automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the FLASH's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm.


The 8Mbit SRAM is fabricated by SAMSUNG's advanced full CMOS process technology. The device supports low data retention voltage for battery back-up operation with low data retention current

The K5P2881BCM is suitable for use in data memory of mobil communication system to reduce not only mount area but also power consumption. This device is available in 69-ball FBGA Type.

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PIN CONFIGURATION




69-FBGA: Top View (Ball Down)

PIN DESCRIPTION

Ball Name	Description	Ball Name	Description
A0 to A18	Address Input Balls (SRAM)	CLE	Command Latch Enable (Flash Memory)
DQ ₀ to DQ ₇	Data Input/Output Balls (Common)	ALE	Address Latch Enable (Flash Memory)
DQ8 to DQ15	Data Input/Output Balls (SRAM)	BYTEs1)	BYTE Control (SRAM)
Vccf	Power Supply (Flash Memory)	SA ¹⁾	Address Inputs (SRAM)
Vccs	Power Supply (SRAM)	CEf	Chip Enable (Flash Memory)
Vccqf	Output Buffer Power (Flash Memory)	CS1s	Chip Select (SRAM Low Active)
VCCqi	This input should be biased to Vccf.	CS2s	Chip Select (SRAM High Active)
Vss	Ground (Common)	WE	Write Enable (Common)
LB	Lower Byte Enable (SRAM)	OE/RE	Output Enable (Common)
UB	Upper Byte Enable (SRAM)	R/B	Ready/Busy Output (Flash Memory)
WP	Write Protection (Flash Memory)	NC	No Connection

Note:


ORDERING INFORMATION





^{1.} Please refer to SRAM FUNCTIONAL DESCRIPTION in page 32.

Figure 1. FUNCTIONAL BLOCK DIAGRAM






128M Bit(16Mx8) NAND Flash Memory



Figure 2. NAND Flash ARRAY ORGANIZATION



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	
1st Cycle	Ao	A1	A ₂	Аз	A4	A 5	A ₆	A7	Colu
2nd Cycle	A 9	A10	A11	A12	A13	A14	A15	A16	Row
3rd Cycle	A17	A18	A 19	A20	A21	A22	A23	L*	(Pag

Column Address Row Address (Page Address)

NOTE: Column Address: Starting Address of the Register.

00h Command(Read): Defines the starting address of the 1st half of the register.

01h Command(Read) : Defines the starting address of the 2nd half of the register.

^{*} A8 is set to "Low" or "High" by the 00h or 01h Command.

 $[\]ensuremath{^{\star}}$ The device ignores any additional input of address cycles than reguired.

^{*} L must be set to "Low".

PRODUCT INTRODUCTION

The device is a 132Mbit(138,412,032 bit) memory organized as 32,768 rows(pages) by 528 columns. Spare eight columns are located from column address of 512~527. A 528-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of two NAND structures. A NAND structure consists of 16 cells. Total 16896 NAND cells reside in a block. The array organization is shown in Figure 2. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 1024 separately erasable 16K-Byte blocks. It indicates that the bit by bit erase operation is prohibited on the device.

The device has addresses multiplexed into 8 I/Os. Device allows sixteen bit wide data transport into and out of page registers. This scheme dramatically reduces pin counts while providing high performance and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset command, Read command, Status Read command, etc require just one cycle bus. Some other commands like Page Program and Copy-back Program and Block Erase, require two cycles: one cycle for setup and the other cycle for execution. The 16K-byte physical space requires 24 addresses, thereby requiring three cycles for word-level addressing: column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the device.

The device includes one block sized OTP(One Time Programmable), which can be used to increase system security or to provide identification capabilities. Detailed information can be obtained by contact with Samsung.

Table 1. COMMAND SETS

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read 1	00h/01h ⁽¹⁾	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Block Erase	60h	D0h	
Read Status	70h	-	0

NOTE: 1. The 00h command defines starting address of the 1st half of registers.

The 01h command defines starting address of the 2nd half of registers.

After data access on 2nd half of register by the 01h command, start pointer is automatically moved to 1st half register(00h) on the next cycle.

Caution: Any undefined command inputs are prohibited except for above command set of Table 1.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
	VIN/OUT	-0.6 to + 4.6	
Voltage on any pin relative to Vss	Vcc	-0.6 to + 4.6	V
	VIN/OUT -0.6 to + 4.6		
Temperature Under Bias	TBIAS	-40 to +125	°C
Storage Temperature	Тѕтс	-65 to +150	°C
Short Circuit Current	los	5	mA

NOTE:

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, TA=-40 to 85°C)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	Vcc	2.4	2.65	2.9	V
Supply Voltage	Vccq	2.4	2.65	2.9	V
Supply Voltage	Vss	0	0	0	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating	Sequential Read Icc1		tRC=50ns, CE=VIL IOUT=0mA	-	10	20	
Current	Program	Icc2	-	-	10	20	mA
	Erase	Icc3	-	-	10	20	
Stand-by C	Current(TTL)	IsB1	CE=VIH, WP=0V/Vcc	-	-	1	
Stand-by C	Current(CMOS)	IsB2	CE=Vcc-0.2, WP=0V/Vcc	-	10	50	
Input Leak	Input Leakage Current		VIN=0 to Vcc(max)	-	-	±10	μΑ
Output Lea	akage Current	ILO	Vout=0 to Vcc(max)	-	-	±10	
Lancet I Park	ut High Voltage Vін		I/O pins	Vccq-0.4	-	Vccq+0.3	
input High			Except I/O pins	Vcc-0.4	-	Vcc+0.3	
Input Low '	Voltage, All inputs	VIL	-	-0.3	-	0.5	V
Output High Voltage Level		Voн	Іон=-400μА	Vccq-0.4	-	-	
Output Low Voltage Level VoL		Vol	IoL=2.1mA	-	-	0.4	
Output Lov	v Current(R/B)	IoL(R/B)	VoL=0.4V	3	4	-	mA



^{1.} Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is Vcc,+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

^{2.} Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

MCP MEMORY K5P2881BCM

VALID BLOCK

Parameter	Symbol	Min	Тур.	Max	Unit
Valid Block Number	N∨B	1004	-	1024	Blocks

NOTE:

- 1. The device may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for a appropriate management of invalid blocks.

 2. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.
- 3. Minimum 502 valid blocks are guaranteed for each contiguous 64Mb memory space.

AC TEST CONDITION

(TA=-40 to 85°C, Vcc=2.4V~2.9V unless otherwise noted)

Parameter	NAND Flash
Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load (VccQ:2.65V +/-10%)	1 TTL GATE and CL=30pF

CAPACITANCE(TA=25°C, Vcc=2.65V, f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	Cı/o	VIL=0V	-	10	pF
Input Capacitance	Cin	VIN=0V	-	10	pF

NOTE: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CLE	ALE	CE	WE	RE	GND	WP		Mode	
Н	L	L	F	Н	Х	Х	Read Mode	Command Input	
L	Н	┙		Н	Х	Х	rtead Wode	Address Input(3clock)	
Н	L	L	F	Н	Х	Н	Write Mode	Command Input	
L	Н	L	F	Н	Х	Н	write wode	Address Input(3clock)	
L	L	L	F	Н	L	Н	Data Input		
L	L	L	Н	T	L	Х	Data Output		
Х	Х	Χ	Х	Х	L	Н	During Program(I	Busy)	
Х	Χ	Χ	Х	Х	Х	Н	During Erase(Bus	sy)	
Х	X ⁽¹⁾	Χ	Х	Х	Х	L	Write Protect		
Х	Х	Н	Х	Х	0V	0V/Vcc ⁽²⁾	Stand-by		

NOTE: 1. X can be VIL or VIH.

Program/Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	
Program Time	tPROG	-	200	500	μs	
Number of Partial Program Cycles	Main Array	Nop	-	-	2	cycles
in the Same Page	Spare Array		-	-	3	cycles
Block Erase Time	tbers	-	2	3	ms	



^{2.} WP should be biased to CMOS high or CMOS low for standby.

AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE Set-up Time	tcls	0	-	ns
CLE Hold Time	tclh	10	-	ns
CE Setup Time	tcs	0	-	ns
CE Hold Time	tch	10	-	ns
WE Pulse Width	twp	25(1)	-	ns
ALE Setup Time	tals	0	-	ns
ALE Hold Time	talh	10	-	ns
Data Setup Time	tos	20	-	ns
Data Hold Time	tDH	10	-	ns
Write Cycle Time	twc	45	-	ns
WE High Hold Time	twn	15	-	ns

NOTE: 1. If tCS is set less than 10ns, tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.

AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tr	-	10	μs
ALE to RE Delay	tar	10	-	ns
CLE to RE Delay	tclr	10	-	ns
Ready to RE Low	trr	20	-	ns
RE Pulse Width	trp	25	-	ns
WE High to Busy	twB	-	100	ns
Read Cycle Time	trc	50	-	ns
CE Access Time	tCEA	-	45	ns
RE Access Time	trea	-	30	ns
RE High to Output Hi-Z	trhz	-	30	ns
CE High to Output Hi-Z	tcHz	-	20	ns
RE or CE High to Output hold	toн	15	-	ns
RE High Hold Time	treh	15	-	ns
Output Hi-Z to RE Low	tır	0	-	ns
WE High to RE Low	twhr	60	-	ns
Device Resetting Time(Read/Program/Erase)	trst	-	5/10/500(1)	μs

- NOTE:

 1. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us.

 2. To break the sequential read cycle, CE must be held high for longer time than tCEH.

 3. The time to Ready depends on the value of the pull-up resistor tied R/B pin.



NAND Flash Technical Notes

Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 6th byte in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFh data at the column address of 517. Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 3). Any intentional erasure of the original invalid block information is prohibited.




Figure 3. Flow chart to create invalid block table.



NAND Flash Technical Notes (Continued)

Error in write or read operation


Within its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence	
	Erase Failure	Status Read after Erase> Block Replacement	
Write	Program Failure	Status Read after Program> Block Replacement Read back (Verify after Program)> Block Replacement or ECC Correction	
Read	Single Bit Failure	Verify ECC -> ECC Correction	

Error Correcting Code --> Hamming Code etc.

Example) 1bit correction & 2bit detection


Program Flow Chart



NAND Flash Technical Notes (Continued)


Erase Flow Chart

Read Flow Chart



* : If erase operation results in an error, map out the failing block and replace it with another block.

Block Replacement



^{*} Step1

When an error happens in the nth page of the Block 'A' during erase or program operation.

Copy the nth page data of the Block 'A' in the buffer memory to the nth page of another free block. (Block 'B')

Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block 'B'.

Do not further erase Block 'A' by creating an 'invalid Block' table or other appropriate scheme.



^{*} Step2

^{*} Step3

Step4

Pointer Operation of NAND Flash

Samsung NAND Flash has three address pointer commands as a substitute for the two most significant column addresses. '00h' command sets the pointer to 'A' area(0~255byte), '01h' command sets the pointer to 'B' area(256~511byte), and '50h' command sets the pointer to 'C' area(512~527byte). With these commands, the starting column address can be set to any of a whole page(0~527byte). '00h' or '50h' is sustained until another address pointer command is inputted. '01h' command, however, is effective only for one operation. After any operation of Read, Program, Erase, Reset, Power_Up is executed once with '01h' command, the address pointer returns to 'A' area by itself. To program data starting from 'A' or 'C' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary. To program data starting from 'B' area, '01h' command must be inputted right before '80h' command is written.

Table 2. Destination of the pointer

Command	Pointer position	Area
00h	0 ~ 255 byte	1st half array(A)
01h	256 ~ 511 byte	2nd half array(B)
50h	512 ~ 527 byte	spare array(C)






Figure 4. Block Diagram of Pointer Operation


(1) Command input sequence for programming 'A' area



(2) Command input sequence for programming 'B' area



(3) Command input sequence for programming 'C' area






System Interface Using CE don't-care.


For an easier system interface, $\overline{\text{CE}}$ may be inactive during the data-loading or sequential data-reading as shown below. The internal 528byte page registers are utilized as seperate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating $\overline{\text{CE}}$ during the data-loading and reading would provide significant savings in power consumption.

Figure 6. Program Operation with CE don't-care.







* Command Latch Cycle




* Address Latch Cycle



* Input Data Latch Cycle




* Serial access Cycle after Read(CLE=L, WE=H, ALE=L)




NOTES: Transition is measured ±200mV from steady state voltage with load. This parameter is sampled and not 100% tested.

* Status Read Cycle




READ1 OPERATION(READ ONE PAGE)






READ1 OPERATION (INTERCEPTED BY $\overline{\text{CE}}$)




READ2 OPERATION (READ ONE PAGE)






PAGE PROGRAM OPERATION




BLOCK ERASE OPERATION (ERASE ONE BLOCK)





MANUFACTURE & DEVICE ID READ OPERATION






DEVICE OPERATION

PAGE READ

Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Two types of operations are available: random read, serial page read.

The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page are transferred to the data registers in less than $10\mu s(tR)$. The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out in 50ns cycle time by sequentially pulsing RE. High to low transitions of the RE clock output the data starting from the selected column address up to the last column address[column 511/527 depending on the state of GND input pin.

The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of 512 ~527 bytes may be selectively accessed by writing the Read2 command with GND input pin low. Addresses A₀-A₃ set the starting address of the spare area while addresses A₄-A₇ are ignored. The Read1 command is needed to move the pointer back to the main area. Figures 8, 9 show typical sequence and timings for each read operation.



NOTE: 1) After data access on 2nd half array by 01h command, the start pointer is automatically moved to 1st half array (00h) at next cycle.



Figure 9. Read2 Operation CLE CE WE **ALE** R/B RE I/Ox 50h Start Add.(3Cycle) Data Output(Sequential) A₀ ~ A₃ & A₉ ~ A₂₃ Spare Field A₄ ~ A₇ Don't care Main array Spare Field


Data Field

PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programing of a byte/word or consecutive bytes/words up to 528, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation should not exceed 2 for main array and 3 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. About the pointer operation, please refer to the attached technical notes.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the three cycle address input and then serial data loading. The words other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 10). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 10. Program Operation






BLOCK ERASE

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A₁₄ to A₂₃ is valid while A₉ to A₁₃ is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of $\overline{\text{WE}}$ after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 11 details the sequence.

Figure 11. Block Erase Operation



READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.

Table4. Read Status Register Definition


I/O #	Status	Definition
I/O 0	Program / Erase	"0" : Successful Program / Erase
1/0 0	r rogram / Erasc	"1": Error in Program / Erase
I/O 1		"0"
1/0 2		"0"
I/O 3	Reserved for Future use	"0"
1/0 4		"0"
I/O 5		"0"
I/O 6	Device Operation	"0" : Busy "1" : Ready
1/0 7	Write Protect	"0" : Protected "1" : Not Protected
I/O 8~15	Not use	Don't care



READ ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Two read cycles sequentially output the manufacture code(ECh), and the device code respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 12 shows the operation sequence.

Figure 12. Read ID Operation



RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when $\overline{\text{WP}}$ is high. Refer to table 5 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Refer to Figure 13 below.

Figure 13. RESET Operation




Table5. Device Status

	After Power-up	After Reset
Operation Mode	Read 1	Waiting for next command



READY/BUSY

The device has a R/\overline{B} output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/\overline{B} pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/\overline{B} outputs to be Or-tied. Because pull-up resistor value is related to $tr(R/\overline{B})$ and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(Fig 14). Its value can be determined by the following guidance.





Fig 14 Rp vs tr ,tf & Rp vs ibusy



$$Rp(min, 2.65V part) = \frac{Vcc(Max.) - VoL(Max.)}{IoL + \Sigma IL} = \frac{2.5V}{3mA + \Sigma IL}$$

where I_L is the sum of the input currents of all devices tied to the R/\overline{B} pin.


Rp(max) is determined by maximum permissible limit of tr



Data Protection & Power up sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 1.8V. $\overline{\text{WP}}$ pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down and recovery time of minimum 10 μ s is required before internal circuit gets ready for any command sequences as shown in Figure 15. The two step command sequence for program/erase provides additional software protection.

Figure 15. AC Waveforms for Power Transition





8M Bit(512Kx16) SRAM



FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	BYTE	SA	LB	UB	DQ0~7	DQ8~15	Mode	Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	2)	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	2)	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	2)	Н	Н	High-Z	High-Z	Deselected	Standby				
L	Η	Н	Н	High ³⁾	2)	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	High ³⁾	2)	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	High ³⁾	2)	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	High ³⁾	2)	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Η	L	Н	High ³⁾	2)	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	High ³⁾	2)	L	Н	Din	High-Z	Lower Byte Write	Active
L	Η	X ¹⁾	L	High ³⁾	2)	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	High ³⁾	2)	L	L	Din	Din	Word Write	Active

Note: 1) X = VIL or VIH

2) V_{IL} or V_{IH} or Floating 3) High = CMOS level input high(same as Vcc)

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to Vcc+0.3V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.0	V
Power Dissipation	Pb	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions for extended period may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.4	2.6	2.9	V
Ground	Vss	0	0	0	V
Input high voltage	ViH	2.0	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	-0.33)	-	0.6	V

- Note: 1. T_A=-40 to 85°C, otherwise specified.
- 2. Overshoot: Vcc+1.0V in case of pulse width ≤20ns.
- 3. Undershoot: -1.0V in case of pulse width ≤20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTIC

Item	Symbol	Test Conditions		Min	Typ¹)	Max	Unit
Input leakage current	ILI	VIN=Vss to Vcc		-1	-	1	μΑ
Output leakage current	ILO	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL or LB=UB=VIH, VIO=VSS to VCC		-1	-	1	μА
lo		Cycle time=1µs, 100%duty, Iιo=0mA, CS1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥Vcc-0.2V, BYTE=High²), VIN≤0.2V or VIN≥Vcc-0.2V		-	-	2	mA
Average operating current	ICC2	Cycle time=Min, IIo=0mA, 100% duty, CS1=VIL, CS2=VIH, LB=VIL or/and UB=VIL, BYTE=High²), VIN=VIL or VIH	70ns	-	-	22	mA
Output low voltage	Vol	IOL = 0.5mA		-	-	0.4	V
Output high voltage	Voн	IOH = -0.5mA		2.0	-	-	V
Standby Current(CMOS)	ISB1	Other input =0~Vcc, BYTE=High²) 1) CS₁≥Vcc-0.2V, CS₂≥Vcc-0.2V(CS₁ controlled) or 2) 0V≤CS₂≤0.2V(CS₂ controlled)		-	0.5	15	μА

^{1.} Typical values are measured at Vcc=2.6V, Ta=25°C and not 100% tested.




^{2.} High = CMOS level input high(same as Vcc)

AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.1V Output load(see right): CL=30pF+1TTL



- 1. Including scope and jig capacitance
- 2. $R_1=3070\Omega$, $R_2=3150\Omega$
- 3. VTM = 2.3V

AC CHARACTERISTICS(Vcc=2.4~2.9V, Industrial product: TA=-40 to 85°C)

			Spee			
	Parameter List	Symbol	70	70ns		
			Min	Max		
	Read Cycle Time	trc	70	-	ns	
	Address Access Time	taa	-	70	ns	
	Chip Select to Output	tco	-	70	ns	
	Output Enable to Valid Output	toe	-	35	ns	
	UB, LB Access Time	tва	-	70	ns	
Read	Chip Select to Low-Z Output	tLZ	10	-	ns	
Read	UB, LB Enable to Low-Z Output	tBLZ	10	-	ns	
	Output Enable to Low-Z Output	toLZ	5	-	ns	
	Chip Disable to High-Z Output	tHZ	0	25	ns	
	UB, LB Disable to High-Z Output	tBHZ	0	25	ns	
	Output Disable to High-Z Output	tonz	0	25	ns	
	Output Hold from Address Change	tон	10	-	ns	
	Write Cycle Time	twc	70	-	ns	
	Chip Select to End of Write	tcw	60	-	ns	
	Address Set-up Time	tas	0	-	ns	
	Address Valid to End of Write	taw	60	-	ns	
	UB, LB Valid to End of Write	tsw	60	-	ns	
Write	Write Pulse Width	twp	50	-	ns	
	Write Recovery Time	twr	0	-	ns	
	Write to Output High-Z	twnz	0	20	ns	
	Data to Write Time Overlap	tow	30	-	ns	
	Data Hold from Write Time	tDH	0	-	ns	
	End Write to Output Low-Z	tow	5	-	ns	

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Typ²)	Max	Unit
Vcc for data retention	VDR	CS 1≥Vcc-0.2V ¹⁾	1.5	-	2.9	V
Data retention current	IDR	Vcc=1.5V, CS 1≥Vcc-0.2V ¹⁾	-	0.5	6	μΑ
Data retention set-up time	tsdr	See data retention waveform	0	-	-	ns
Recovery time	trdr		tRC	-	-	


^{1.} CS₁≥Vcc-0.2V, CS₂≥Vcc-0.2V(CS₁ controlled) or 0≤CS₂≤0.2V(CS₂ controlled), BYTE=High(CMOS level input high)

^{2.} Typical values are measured at Ta=25°C and not 100% tested.




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}_1 = \overline{OE} = V_{IL}$, $\overline{CS}_2 = \overline{WE} = V_{IH}$, \overline{UB} or/and $\overline{LB} = V_{IL}$, $\overline{BYTE} = High(CMOS level input high))$





TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH, BYTE=High(CMOS level input high))




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.






TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled, BYTE=High(CMOS level input high))









NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low $\overline{CS}1$ and low \overline{WE} . A write begins when $\overline{CS}1$ goes low and \overline{WE} goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when $\overline{CS}1$ goes high and \overline{WE} goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the $\overline{\text{CS}}$ 1 going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change, twn is applied in case a write ends with $\overline{CS}1$ or \overline{WE} going high.

DATA RETENTION WAVE FORM





PACKAGE DIMENSION

