Document Title

Multi-Chip Package MEMORY

128M Bit(8Mx16) Synchronous Burst , Multi Bank NOR Flash *2 / 64M Bit(4Mx16) Synchronous Burst UtRAM *2

Revision History

Revision No. History Draft Date Remark

0.0 Initial Draft

(128M NOR Flash M-die_rev0.7) (64M UtRAM B-die_rev0.6) November 18, 2003 Preliminary

Note: For more detailed features and specifications including FAQ, please refer to Samsung's web site. http://samsungelectronics.com/semiconductors/products_index.html

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



Multi-Chip Package MEMORY

128M Bit(8Mx16) Synchronous Burst, Multi Bank NOR Flash *2 / 64M Bit(4Mx16) Synchronous Burst UtRAM *2

FEATURES

<Common>

• Operating Temperature : -25°C ~ 85°C

Package: 115Ball FBGA Type - 8.0mm x 12.0mm
 0.8mm ball pitch

1.4mm (Max.) Thickness

<NOR Flash(for each device)>

- Single Voltage, 1.7V to 1.9V for Read and Write operations
- Organization
 - 8,388,608 x 16 bit (Word Mode Only)
- Read While Program/Erase Operation
- Multiple Bank Architecture
 - 16 Banks (8Mb Partition)
- Read Access Time (@ CL=30pF)
 - Asynchronous Random Access Time : 88.5ns (54MHz) / 70ns (66MHz)
 - Synchronous Random Access Time : 88.5ns (54MHz) / 71ns (66MHz)
 - Burst Access Time :
 - 14.5ns (54MHz) / 11ns (66MHz)
- Burst Length:
 - Continuous Linear Burst
 - Linear Burst: 8-word & 16-word with No-wrap & Wrap
- Block Architecture
 - Eight 4Kword blocks and two hundreds fifty-five 32Kword blocks
 - Bank 0 contains eight 4 Kword blocks and fifteen 32Kword blocks
 - Bank 1 ~ Bank 15 contain two hundred forty 32Kword blocks
- Reduce program time using the VPP
- Power Consumption (Typical value, CL=30pF)
 - Burst Access Current : 25mA
 - Program/Erase Current : 15mA
 - Read While Program/Erase Current: 35mA
 - Standby Mode/Auto Sleep Mode : 5uA
- Block Protection/Unprotection
 - Using the software command sequence
 - Last two boot blocks are protected by WP=VIL
 - All blocks are protected by VPP=VIL
- Handshaking Feature
 - Provides host system with minimum latency by monitoring RDY
- Erase Suspend/Resume
- Program Suspend/Resume
- Unlock Bypass Program/Erase
- Hardware Reset (RESET)
- Data Polling and Toggle Bits
 - Provides a software method of detecting the status of program or erase completion
- Endurance
 - 100K Program/Erase Cycles Minimum
- Data Retention: 10 years
- Support Common Flash Memory Interface
- Low Vcc Write Inhibit

<UtRAM(for each device)>

- Process Technology: CMOS
- · Organization: 4M x16 bit
- Power Supply Voltage: Vcc 2.5~2.7V
 Vccq 1.7~2.0V
- Three State Outputs
- Compatible with Low Power SRAM
- Supports MRS (Mode Register Set)
- Supports Asynchronous Read/Write Operation in Asynchronous mode
- Supports Synchronous Burst Read and Asynchronous Write Operation in Synchronous mode
- Synchronous Burst Read Operation
- Supports 4 word / 8 word / 16 word Burst Read mode
- Supports Linear Burst type & Interleave Burst type
- Latency support : 3, 4, 5, 6 (depends on clock frequency)
- Max. Burst Clock Frequency: 54MHz

GENERAL DESCRIPTION

The KBF0x0800M is a Multi Chip Package Memory which combines two 128Mbit Synchronous Burst Multi Bank NOR Flash Memory and two 64Mbit Synchronous Burst UtRAM.

128Mbit Synchronous Burst Multi Bank NOR Flash Memory is organized as 8M x16 bits and 64Mbit Synchronous Burst UtRAM is organized as 4M x16 bits.

In 128Mbit Synchronous Burst Multi Bank NOR Flash Memory, the memory architecture of the device is designed to divide its memory arrays into 263 blocks with independent hardware protection. This block architecture provides highly flexible erase and program capability. The NOR Flash consists of sixteen banks. This device is capable of reading data from one bank while programming or erasing in the other bank.

Regarding read access time, at 54MHz, the device provides a burst access of 14.5ns with initial access times of 88.5ns at 30pF. At 66MHz, the device provides a burst access of 11ns with initial access times of 71ns at 30pF. The device performs a program operation in units of 16 bits (Word) and erases in units of a block. Single or multiple blocks can be erased. The block erase operation is completed within typically 0.7 sec. The device requires 15mA as program/erase current in the extended temperature ranges.


In 64Mbit Synchronous Burst UfRAM, The device supports DPD(Deep Power Down) mode for power saving. DPD mode is controlled by MRS pin. The device supports MRS(Mode Register Set) and synchronous burst read mode.

The KBF0x0800M is suitable for use in data memory of mobile communication system to reduce not only mount area but also power consumption. This device is available in 115-ball FBGA Type.

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PIN CONFIGURATION



115-FBGA: Top View (Ball Down)



PIN DESCRIPTION

Ball Name	Description	Ball Name	Description
A0 to A22	Address Input Balls (Common)	RDY	Ready Output (Flash Memory)
DQ0 to DQ15	Data Input/Output Balls (Common)	ADVf	Address Input Valid (Flash Memory)
CEf1, CEf2	Chip Enable (Flash1, Flash2)	ADV u	Address Input Valid (UtRAM)
CSu	Chip Select (UtRAM)	MRS	Mode Register Set (UtRAM)
ŌĒ	Output Enable (Common)	LB	Lower Byte Enable (UtRAM)
RESET	Hardware Reset (Flash Memory)	UB	Upper Byte Enable (UtRAM)
VPP	Accelerates Programming (Flash Memory)	Vccf	Power Supply (Flash Memory)
WE	Write Enable (Common)	Vccu	Power Supply (UtRAM)
WP1	Write Protection (Flash1)	Vccqu	Data Out Power (UtRAM)
WP2	Write Protection (Flash2)	Vss	Ground (Common)
CLKf	Clock (Flash Memory)	NC	No Connection
CLKu	Clock (UtRAM)	DNU	Do Not Use

ORDERING INFORMATION







Figure 1. FUNCTIONAL BLOCK DIAGRAM





128M Bit(8Mx16) Synchronous Burst, Multi Bank NOR Flash M-die

For Each Device



Table 1. PRODUCT LINE-UP

	Synchronous/Burst			Asynchronous		
	Speed Option	7B (54MHz)	7C (66MHz)	Speed Option	7B (54MHz)	7C (66MHz)
	Max. Initial Access Time (tIAA, ns)	88.5	71	Max Access Time (taa, ns)	88.5	70
Vcc=1.7V-1.9V	Max. Burst Access Time (tba, ns)	14.5	11	Max CE Access Time (tce, ns)	14.5	70
	Max. OE Access Time (toe, ns)	20	20	Max OE Access Time (toe, ns)	20	20

Table 2. NOR Flash DEVICE BANK DIVISIONS

Bank 0		Bank 1 ~ Bank 15	
Mbit	Block Sizes	Mbit	Block Sizes
8 Mbit	Eight 4Kwords, Fifteen 32Kwords	120 Mbit	Two hundred forty 32Kwords



Table 3-1. Top Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA262	4 Kwords	7FF000h-7FFFFh
	BA261	4 Kwords	7FE000h-7FEFFFh
	BA260	4 Kwords	7FD000h-7FDFFFh
	BA259	4 Kwords	7FC000h-7FCFFFh
	BA258	4 Kwords	7FB000h-7FBFFFh
	BA257	4 Kwords	7FA000h-7FAFFFh
	BA256	4 Kwords	7F9000h-7F9FFFh
	BA255	4 Kwords	7F8000h-7F8FFFh
	BA254	32 Kwords	7F0000h-7F7FFh
	BA253	32 Kwords	7E8000h-7EFFFFh
	BA252	32 Kwords	7E0000h-7E7FFFh
Bank 0	BA251	32 Kwords	7D8000h-7DFFFFh
	BA250	32 Kwords	7D0000h-7D7FFFh
	BA249	32 Kwords	7C8000h-7CFFFFh
	BA248	32 Kwords	7C0000h-7C7FFFh
	BA247	32 Kwords	7B8000h-7BFFFFh
	BA246	32 Kwords	7B0000h-7B7FFFh
	BA245	32 Kwords	7A8000h-7AFFFFh
	BA244	32 Kwords	7A0000h-7A7FFFh
	BA243	32 Kwords	798000h-79FFFh
	BA242	32 Kwords	790000h-797FFh
	BA241	32 Kwords	788000h-78FFFFh
	BA240	32 Kwords	780000h-787FFh
	BA239	32 Kwords	778000h-77FFFh
	BA238	32 Kwords	770000h-777FFFh
	BA237	32 Kwords	768000h-76FFFh
	BA236	32 Kwords	760000h-767FFh
	BA235	32 Kwords	758000h-75FFFh
	BA234	32 Kwords	750000h-757FFFh
	BA233	32 Kwords	748000h-74FFFFh
Bank 1	BA232	32 Kwords	740000h-747FFFh
Dalik i	BA231	32 Kwords	738000h-73FFFFh
	BA230	32 Kwords	730000h-737FFFh
	BA229	32 Kwords	728000h-72FFFFh
	BA228	32 Kwords	720000h-727FFFh
	BA227	32 Kwords	718000h-71FFFFh
	BA226	32 Kwords	710000h-717FFFh
	BA225	32 Kwords	708000h-70FFFFh
	BA224	32 kwords	700000h-707FFFh
	BA223	32 Kwords	6F8000h-6FFFFh
	BA222	32 Kwords	6F0000h-6F7FFh
Bank 2	BA221	32 Kwords	6E8000h-6EFFFFh
	BA220	32 Kwords	6E0000h-6E7FFh
	BA219	32 Kwords	6D8000h-6DFFFFh



Table 3-1. Top Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA218	32 Kwords	6D0000h-6D7FFFh
	BA217	32 Kwords	6C8000h-6CFFFFh
	BA216	32 Kwords	6C0000h-6C7FFh
	BA215	32 Kwords	6B8000h-6BFFFFh
	BA214	32 Kwords	6B0000h-6B7FFFh
Bank 2	BA213	32 Kwords	6A8000h-6AFFFh
	BA212	32 Kwords	6A0000h-6A7FFFh
	BA211	32 Kwords	698000h-69FFFh
	BA210	32 Kwords	690000h-697FFFh
	BA209	32 Kwords	688000h-68FFFFh
	BA208	32 Kwords	680000h-687FFFh
	BA207	32 Kwords	678000h-67FFFh
	BA206	32 Kwords	670000h-677FFFh
	BA205	32 Kwords	668000h-66FFFh
	BA204	32 Kwords	660000h-667FFh
	BA203	32 Kwords	658000h-65FFFFh
	BA202	32 Kwords	650000h-657FFFh
	BA201	32 Kwords	648000h-64FFFFh
	BA200	32 Kwords	640000h-647FFFh
Bank 3	BA199	32 Kwords	638000h-63FFFFh
	BA198	32 Kwords	630000h-637FFFh
	BA197	32 Kwords	628000h-62FFFFh
	BA196	32 Kwords	620000h-627FFFh
	BA195	32 Kwords	618000h-61FFFFh
	BA194	32 Kwords	610000h-617FFFh
	BA193	32 Kwords	608000h-60FFFFh
	BA192	32 Kwords	600000h-607FFFh
	BA191	32 Kwords	5F8000h-5FFFFFh
	BA190	32 Kwords	5F0000h-5F7FFFh
	BA189	32 Kwords	5E8000h-5EFFFFh
	BA188	32 Kwords	5E0000h-5E7FFh
	BA187	32 Kwords	5D8000h-5DFFFFh
	BA186	32 Kwords	5D0000h-5D7FFFh
	BA185	32 Kwords	5C8000h-5CFFFFh
	BA184	32 Kwords	5C0000h-5C7FFh
Bank 4	BA183	32 Kwords	5B8000h-5BFFFFh
	BA182	32 Kwords	5B0000h-5B7FFFh
	BA181	32 Kwords	5A8000h-5AFFFFh
	BA180	32 Kwords	5A0000h-5A7FFFh
	BA179	32 Kwords	598000h-59FFFFh
	BA178	32 Kwords	590000h-597FFFh
	BA177	32 Kwords	588000h-58FFFFh
	BA176	32 Kwords	580000h-587FFFh
Bank 5	BA175	32 Kwords	578000h-57FFFFh



Table 3-1. Top Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA174	32 Kwords	570000h-577FFFh
	BA173	32 Kwords	568000h-56FFFFh
	BA172	32 Kwords	560000h-567FFFh
	BA171	32 Kwords	558000h-55FFFFh
	BA170	32 Kwords	550000h-557FFFh
	BA169	32 Kwords	548000h-54FFFFh
	BA168	32 Kwords	540000h-547FFFh
Bank 5	BA167	32 Kwords	538000h-53FFFFh
	BA166	32 Kwords	530000h-537FFFh
	BA165	32 Kwords	528000h-52FFFFh
	BA164	32 Kwords	520000h-527FFh
	BA163	32 Kwords	518000h-51FFFFh
	BA162	32 Kwords	510000h-517FFh
	BA161	32 Kwords	508000h-50FFFh
	BA160	32 Kwords	500000h-507FFFh
	BA159	32 Kwords	4F8000h-4FFFFFh
	BA158	32 Kwords	4F0000h-4F7FFFh
	BA157	32 Kwords	4E8000h-4EFFFFh
	BA156	32 Kwords	4E0000h-4E7FFFh
	BA155	32 Kwords	4D8000h-4DFFFFh
	BA154	32 Kwords	4D0000h-4D7FFFh
	BA153	32 Kwords	4C8000h-4CFFFFh
	BA152	32 Kwords	4C0000h-4C7FFFh
Bank 6	BA151	32 Kwords	4B8000h-4BFFFFh
	BA150	32 Kwords	4B0000h-4B7FFFh
	BA149	32 Kwords	4A8000h-4AFFFFh
	BA148	32 Kwords	4A0000h-4A7FFFh
	BA147	32 Kwords	498000h-49FFFFh
	BA146	32 Kwords	490000h-497FFFh
	BA145	32 Kwords	488000h-48FFFFh
	BA144	32 Kwords	480000h-487FFFh
	BA143	32 Kwords	478000h-47FFFh
	BA142	32 Kwords	470000h-477FFFh
	BA141	32 Kwords	468000h-46FFFFh
	BA140	32 Kwords	460000h-467FFFh
	BA139	32 Kwords	458000h-45FFFFh
	BA138	32 Kwords	450000h-457FFFh
	BA137	32 Kwords	448000h-44FFFFh
Bank 7	BA136	32 Kwords	440000h-447FFFh
	BA135	32 Kwords	438000h-43FFFFh
	BA134	32 Kwords	430000h-437FFFh
	BA133	32 Kwords	428000h-42FFFFh
	BA132	32 Kwords	420000h-427FFh
	BA131	32 Kwords	418000h-41FFFFh
	BA130	32 Kwords	410000h-417FFFh



Table 3-1. Top Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
David 7	BA129	32 Kwords	408000h-40FFFh
Bank 7	BA128	32 Kwords	400000h-407FFFh
	BA127	32 Kwords	3F8000h-3FFFFh
	BA126	32 Kwords	3F0000h-3F7FFh
	BA125	32 Kwords	3E8000h-3EFFFFh
	BA124	32 Kwords	3E0000h-3E7FFFh
	BA123	32 Kwords	3D8000h-3DFFFFh
	BA122	32 Kwords	3D0000h-3D7FFFh
	BA121	32 Kwords	3C8000h-3CFFFFh
	BA120	32 Kwords	3C0000h-3C7FFFh
Bank 8	BA119	32 Kwords	3B8000h-3BFFFFh
	BA118	32 Kwords	3B0000h-3B7FFFh
	BA117	32 Kwords	3A8000h-3AFFFFh
	BA116	32 Kwords	3A0000h-3A7FFFh
	BA115	32 Kwords	398000h-39FFFh
	BA114	32 Kwords	390000h-397FFFh
	BA113	32 Kwords	388000h-38FFFFh
	BA112	32 Kwords	380000h-387FFFh
	BA111	32 Kwords	378000h-37FFFh
	BA110	32 Kwords	370000h-377FFh
	BA109	32 Kwords	368000h-36FFFFh
	BA108	32 Kwords	360000h-367FFh
	BA107	32 Kwords	358000h-35FFFh
	BA106	32 Kwords	350000h-357FFh
	BA105	32 Kwords	348000h-34FFFh
	BA104	32 Kwords	340000h-347FFFh
Bank 9	BA103	32 Kwords	338000h-33FFFFh
	BA102	32 Kwords	330000h-337FFFh
	BA101	32 Kwords	328000h-32FFFFh
	BA100	32 Kwords	320000h-327FFFh
	BA99	32 Kwords	318000h-31FFFFh
	BA98	32 Kwords	310000h-317FFFh
	BA97	32 Kwords	308000h-30FFFFh
	BA96	32 Kwords	300000h-307FFFh
	BA95	32 Kwords	2F8000h-2FFFFFh
	BA94	32 Kwords	2F0000h-2F7FFFh
	BA93	32 Kwords	2E8000h-2EFFFFh
	BA92	32 Kwords	2E0000h-2E7FFh
	BA91	32 Kwords	2D8000h-2DFFFFh
Bank 10	BA90	32 Kwords	2D0000h-2D7FFFh
-	BA89	32 Kwords	2C8000h-2CFFFFh
	BA88	32 Kwords	2C0000h-2C7FFFh
	BA87	32 Kwords	2B8000h-2BFFFFh
	BA86	32 Kwords	2B0000h-2B7FFFh
	BA85	32 Kwords	2A8000h-2AFFFFh



Table 3-1. Top Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA84	32 Kwords	2A0000h-2A7FFh
	BA83	32 Kwords	298000h-29FFFh
Bank 10	BA82	32 Kwords	290000h-297FFh
	BA81	32 Kwords	288000h-28FFFFh
	BA80	32 Kwords	280000h-287FFFh
	BA79	32 Kwords	278000h-27FFFh
	BA78	32 Kwords	270000h-277FFFh
	BA77	32 Kwords	268000h-26FFFFh
	BA76	32 Kwords	260000h-267FFh
	BA75	32 Kwords	258000h-25FFFFh
	BA74	32 Kwords	250000h-257FFFh
	BA73	32 Kwords	248000h-24FFFFh
	BA72	32 Kwords	240000h-247FFFh
Bank 11	BA71	32 Kwords	238000h-23FFFFh
	BA70	32 Kwords	230000h-237FFFh
	BA69	32 Kwords	228000h-22FFFFh
	BA68	32 Kwords	220000h-227FFFh
	BA67	32 Kwords	218000h-21FFFFh
	BA66	32 Kwords	210000h-217FFFh
	BA65	32 Kwords	208000h-20FFFFh
	BA64	32 Kwords	200000h-207FFFh
	BA63	32 Kwords	1F8000h-1FFFFFh
	BA62	32 Kwords	1F0000h-1F7FFFh
	BA61	32 Kwords	1E8000h-1EFFFFh
	BA60	32 Kwords	1E0000h-1E7FFFh
	BA59	32 Kwords	1D8000h-1DFFFFh
	BA58	32 Kwords	1D0000h-1D7FFFh
	BA57	32 Kwords	1C8000h-1CFFFFh
	BA56	32 Kwords	1C0000h-1C7FFFh
Bank 12	BA55	32 Kwords	1B8000h-1BFFFFh
	BA54	32 Kwords	1B0000h-1B7FFFh
	BA53	32 Kwords	1A8000h-1AFFFFh
	BA52	32 Kwords	1A0000h-1A7FFFh
	BA51	32 Kwords	198000h-19FFFFh
	BA50	32 Kwords	190000h-197FFFh
	BA49	32 Kwords	188000h-18FFFFh
	BA48	32 Kwords	180000h-187FFFh
	BA47	32 Kwords	178000h-17FFFFh
	BA46	32 Kwords	170000h-177FFFh
	BA45	32 Kwords	168000h-16FFFFh
	BA44	32 Kwords	160000h-167FFFh
Bank 13	BA43	32 Kwords	158000h-15FFFFh
	BA42	32 Kwords	150000h-157FFFh
	BA41	32 Kwords	148000h-14FFFFh
	BA40	32 Kwords	140000h-147FFFh



Table 3-1. Top Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA39	32 Kwords	138000h-13FFFFh
	BA38	32 Kwords	130000h-137FFFh
	BA37	32 Kwords	128000h-12FFFFh
Bank 13	BA36	32 Kwords	120000h-127FFFh
Dalik 13	BA35	32 Kwords	118000h-11FFFFh
	BA34	32 Kwords	110000h-117FFFh
	BA33	32 Kwords	108000h-10FFFFh
	BA32	32 Kwords	100000h-107FFFh
	BA31	32 Kwords	0F8000h-0FFFFh
	BA30	32 Kwords	0F0000h-0F7FFFh
	BA29	32 Kwords	0E8000h-0EFFFFh
	BA28	32 Kwords	0E0000h-0E7FFh
	BA27	32 Kwords	0D8000h-0DFFFFh
	BA26	32 Kwords	0D0000h-0D7FFFh
	BA25	32 Kwords	0C8000h-0CFFFFh
David 44	BA24	32 Kwords	0C0000h-0C7FFFh
Bank 14	BA23	32 Kwords	0B8000h-0BFFFFh
	BA22	32 Kwords	0B0000h-0B7FFFh
	BA21	32 Kwords	0A8000h-0AFFFFh
	BA20	32 Kwords	0A0000h-0A7FFFh
	BA19	32 Kwords	098000h-09FFFh
	BA18	32 Kwords	090000h-097FFFh
	BA17	32 Kwords	088000h-08FFFFh
	BA16	32 Kwords	080000h-087FFFh
	BA15	32 Kwords	078000h-07FFFh
	BA14	32 Kwords	070000h-077FFFh
	BA13	32 Kwords	068000h-06FFFh
	BA12	32 Kwords	060000h-067FFFh
	BA11	32 Kwords	058000h-05FFFFh
	BA10	32 Kwords	050000h-057FFFh
	BA9	32 Kwords	048000h-04FFFh
David 45	BA8	32 Kwords	040000h-047FFFh
Bank 15	BA7	32 Kwords	038000h-03FFFFh
	BA6	32 Kwords	030000h-037FFFh
	BA5	32 Kwords	028000h-02FFFFh
	BA4	32 Kwords	020000h-027FFFh
	BA3	32 Kwords	018000h-01FFFFh
	BA2	32 Kwords	010000h-017FFFh
	BA1	32 Kwords	008000h-00FFFh
	BA0	32 Kwords	000000h-007FFFh

13



Table 3-2. Bottom Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA262	32 Kwords	7F8000h-7FFFFFh
	BA261	32 Kwords	7F0000h-7F7FFFh
	BA260	32 Kwords	7E8000h-7EFFFFh
	BA259	32 Kwords	7E0000h-7E7FFFh
	BA258	32 Kwords	7D8000h-7DFFFFh
	BA257	32 Kwords	7D0000h-7D7FFFh
	BA256	32 Kwords	7C8000h-7CFFFFh
Bank 15	BA255	32 Kwords	7C0000h-7C7FFFh
Dalik 15	BA254	32 Kwords	7B8000h-7BFFFFh
	BA253	32 Kwords	7B0000h-7B7FFFh
	BA252	32 Kwords	7A8000h-7AFFFFh
	BA251	32 Kwords	7A0000h-7A7FFFh
	BA250	32 Kwords	798000h-79FFFFh
	BA249	32 Kwords	790000h-797FFFh
	BA248	32 Kwords	788000h-78FFFFh
	BA247	32 Kwords	780000h-787FFFh
	BA246	32 Kwords	778000h-77FFFFh
	BA245	32 Kwords	770000h-777FFFh
	BA244	32 Kwords	768000h-76FFFFh
	BA243	32 Kwords	760000h-767FFFh
	BA242	32 Kwords	758000h-75FFFFh
	BA241	32 Kwords	750000h-757FFFh
	BA240	32 Kwords	748000h-74FFFh
Bank 14	BA239	32 Kwords	740000h-747FFFh
Dank 14	BA238	32 Kwords	738000h-73FFFFh
	BA237	32 Kwords	730000h-737FFFh
	BA236	32 Kwords	728000h-72FFFFh
	BA235	32 Kwords	720000h-727FFFh
	BA234	32 Kwords	718000h-71FFFFh
	BA233	32 Kwords	710000h-717FFFh
	BA232	32 Kwords	708000h-70FFFFh
	BA231	32 kwords	700000h-707FFFh
	BA230	32 Kwords	6F8000h-6FFFFFh
	BA229	32 Kwords	6F0000h-6F7FFFh
Bank 13	BA228	32 Kwords	6E8000h-6EFFFFh
	BA227	32 Kwords	6E0000h-6E7FFFh
	BA226	32 Kwords	6D8000h-6DFFFFh



Table 3-2. Bottom Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA225	32 Kwords	6D0000h-6D7FFFh
	BA224	32 Kwords	6C8000h-6CFFFFh
	BA223	32 Kwords	6C0000h-6C7FFFh
	BA222	32 Kwords	6B8000h-6BFFFFh
	BA221	32 Kwords	6B0000h-6B7FFFh
Bank 13	BA220	32 Kwords	6A8000h-6AFFFh
	BA219	32 Kwords	6A0000h-6A7FFFh
	BA218	32 Kwords	698000h-69FFFFh
	BA217	32 Kwords	690000h-697FFh
	BA216	32 Kwords	688000h-68FFFFh
	BA215	32 Kwords	680000h-687FFFh
	BA214	32 Kwords	678000h-67FFFh
	BA213	32 Kwords	670000h-677FFh
	BA212	32 Kwords	668000h-66FFFFh
	BA211	32 Kwords	660000h-667FFh
	BA210	32 Kwords	658000h-65FFFh
	BA209	32 Kwords	650000h-657FFh
	BA208	32 Kwords	648000h-64FFFh
David 40	BA207	32 Kwords	640000h-647FFh
Bank 12	BA206	32 Kwords	638000h-63FFFFh
	BA205	32 Kwords	630000h-637FFFh
	BA204	32 Kwords	628000h-62FFFh
	BA203	32 Kwords	620000h-627FFFh
	BA202	32 Kwords	618000h-61FFFFh
	BA201	32 Kwords	610000h-617FFFh
	BA200	32 Kwords	608000h-60FFFFh
	BA199	32 Kwords	600000h-607FFFh
	BA198	32 Kwords	5F8000h-5FFFFFh
	BA197	32 Kwords	5F0000h-5F7FFFh
	BA196	32 Kwords	5E8000h-5EFFFFh
	BA195	32 Kwords	5E0000h-5E7FFFh
	BA194	32 Kwords	5D8000h-5DFFFFh
	BA193	32 Kwords	5D0000h-5D7FFFh
	BA192	32 Kwords	5C8000h-5CFFFFh
Donk 44	BA191	32 Kwords	5C0000h-5C7FFFh
Bank 11	BA190	32 Kwords	5B8000h-5BFFFFh
	BA189	32 Kwords	5B0000h-5B7FFFh
	BA188	32 Kwords	5A8000h-5AFFFFh
	BA187	32 Kwords	5A0000h-5A7FFFh
	BA186	32 Kwords	598000h-59FFFh
	BA185	32 Kwords	590000h-597FFh
	BA184	32 Kwords	588000h-58FFFFh
	BA183	32 Kwords	580000h-587FFFh



Table 3-2. Bottom Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA182	32 Kwords	578000h-57FFFFh
	BA181	32 Kwords	570000h-577FFFh
	BA180	32 Kwords	568000h-56FFFFh
	BA179	32 Kwords	560000h-567FFh
	BA178	32 Kwords	558000h-55FFFFh
	BA177	32 Kwords	550000h-557FFFh
	BA176	32 Kwords	548000h-54FFFh
David 40	BA175	32 Kwords	540000h-547FFh
Bank 10	BA174	32 Kwords	538000h-53FFFFh
	BA173	32 Kwords	530000h-537FFFh
	BA172	32 Kwords	528000h-52FFFFh
	BA171	32 Kwords	520000h-527FFh
	BA170	32 Kwords	518000h-51FFFFh
	BA169	32 Kwords	510000h-517FFFh
	BA168	32 Kwords	508000h-50FFFFh
	BA167	32 Kwords	500000h-507FFh
	BA166	32 Kwords	4F8000h-4FFFFh
	BA165	32 Kwords	4F0000h-4F7FFFh
	BA164	32 Kwords	4E8000h-4EFFFFh
	BA163	32 Kwords	4E0000h-4E7FFh
	BA162	32 Kwords	4D8000h-4DFFFFh
	BA161	32 Kwords	4D0000h-4D7FFFh
	BA160	32 Kwords	4C8000h-4CFFFFh
	BA159	32 Kwords	4C0000h-4C7FFFh
Bank 9	BA158	32 Kwords	4B8000h-4BFFFFh
	BA157	32 Kwords	4B0000h-4B7FFFh
	BA156	32 Kwords	4A8000h-4AFFFFh
	BA155	32 Kwords	4A0000h-4A7FFFh
	BA154	32 Kwords	498000h-49FFFFh
	BA153	32 Kwords	490000h-497FFh
	BA152	32 Kwords	488000h-48FFFFh
	BA151	32 Kwords	480000h-487FFFh
	BA150	32 Kwords	478000h-47FFFh
	BA149	32 Kwords	470000h-477FFFh
	BA148	32 Kwords	468000h-46FFFFh
	BA147	32 Kwords	460000h-467FFh
	BA146	32 Kwords	458000h-45FFFFh
	BA145	32 Kwords	450000h-457FFh
	BA144	32 Kwords	448000h-44FFFFh
Bank 8	BA143	32 Kwords	440000h-447FFFh
	BA142	32 Kwords	438000h-43FFFFh
	BA141	32 Kwords	430000h-437FFFh
	BA140	32 Kwords	428000h-42FFFFh
	BA139	32 Kwords	420000h-427FFFh
	BA138	32 Kwords	418000h-41FFFFh
	BA137	32 Kwords	410000h-417FFh



Table 3-2. Bottom Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
D 10	BA136	32 Kwords	408000h-40FFFFh
Bank 8	BA135	32 Kwords	400000h-407FFFh
	BA134	32 Kwords	3F8000h-3FFFFFh
	BA133	32 Kwords	3F0000h-3F7FFFh
	BA132	32 Kwords	3E8000h-3EFFFFh
	BA131	32 Kwords	3E0000h-3E7FFFh
	BA130	32 Kwords	3D8000h-3DFFFFh
	BA129	32 Kwords	3D0000h-3D7FFFh
	BA128	32 Kwords	3C8000h-3CFFFFh
_	BA127	32 Kwords	3C0000h-3C7FFFh
Bank 7	BA126	32 Kwords	3B8000h-3BFFFFh
	BA125	32 Kwords	3B0000h-3B7FFFh
	BA124	32 Kwords	3A8000h-3AFFFFh
	BA123	32 Kwords	3A0000h-3A7FFFh
	BA122	32 Kwords	398000h-39FFFFh
	BA121	32 Kwords	390000h-397FFFh
	BA120	32 Kwords	388000h-38FFFFh
	BA119	32 Kwords	380000h-387FFFh
	BA118	32 Kwords	378000h-37FFFFh
	BA117	32 Kwords	370000h-377FFFh
	BA116	32 Kwords	368000h-36FFFFh
	BA115	32 Kwords	360000h-367FFh
	BA114	32 Kwords	358000h-35FFFh
	BA113	32 Kwords	350000h-357FFh
	BA112	32 Kwords	348000h-34FFFh
	BA111	32 Kwords	340000h-347FFFh
Bank 6	BA110	32 Kwords	338000h-33FFFFh
	BA109	32 Kwords	330000h-337FFFh
	BA108	32 Kwords	328000h-32FFFh
	BA107	32 Kwords	320000h-327FFFh
	BA106	32 Kwords	318000h-31FFFFh
	BA105	32 Kwords	310000h-317FFFh
	BA104	32 Kwords	308000h-30FFFFh
	BA103	32 Kwords	300000h-307FFFh
	BA102	32 Kwords	2F8000h-2FFFFFh
	BA101	32 Kwords	2F0000h-2F7FFFh
	BA100	32 Kwords	2E8000h-2EFFFFh
	BA99	32 Kwords	2E0000h-2E7FFFh
	BA98	32 Kwords	2D8000h-2DFFFFh
Bank 5	BA97	32 Kwords	2D0000h-2D7FFh
	BA96	32 Kwords	2C8000h-2CFFFFh
	BA95	32 Kwords	2C0000h-2C7FFFh
	BA94	32 Kwords	2B8000h-2BFFFFh
	BA93	32 Kwords	2B0000h-2B7FFFh
	BA92	32 Kwords	2A8000h-2AFFFFh
	DUST	OZ KWOIUS	ZAUUUUN ZAITITI



Table 3-2. Bottom Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA91	32 Kwords	2A0000h-2A7FFh
	BA90	32 Kwords	298000h-29FFFFh
Bank 5	BA89	32 Kwords	290000h-297FFh
	BA88	32 Kwords	288000h-28FFFFh
	BA87	32 Kwords	280000h-287FFFh
	BA86	32 Kwords	278000h-27FFFh
	BA85	32 Kwords	270000h-277FFFh
	BA84	32 Kwords	268000h-26FFFFh
	BA83	32 Kwords	260000h-267FFFh
	BA82	32 Kwords	258000h-25FFFFh
	BA81	32 Kwords	250000h-257FFFh
	BA80	32 Kwords	248000h-24FFFFh
	BA79	32 Kwords	240000h-247FFFh
Bank 4	BA78	32 Kwords	238000h-23FFFFh
	BA77	32 Kwords	230000h-237FFFh
	BA76	32 Kwords	228000h-22FFFFh
	BA75	32 Kwords	220000h-227FFFh
	BA74	32 Kwords	218000h-21FFFFh
	BA73	32 Kwords	210000h-217FFFh
	BA72	32 Kwords	208000h-20FFFFh
	BA71	32 Kwords	200000h-207FFFh
	BA70	32 Kwords	1F8000h-1FFFFh
	BA69	32 Kwords	1F0000h-1F7FFFh
	BA68	32 Kwords	1E8000h-1EFFFFh
	BA67	32 Kwords	1E0000h-1E7FFFh
	BA66	32 Kwords	1D8000h-1DFFFFh
	BA65	32 Kwords	1D0000h-1D7FFFh
	BA64	32 Kwords	1C8000h-1CFFFFh
	BA63	32 Kwords	1C0000h-1C7FFFh
Bank 3	BA62	32 Kwords	1B8000h-1BFFFFh
	BA61	32 Kwords	1B0000h-1B7FFFh
	BA60	32 Kwords	1A8000h-1AFFFFh
	BA59	32 Kwords	1A0000h-1A7FFFh
	BA58	32 Kwords	198000h-19FFFFh
	BA57	32 Kwords	190000h-197FFFh
	BA56	32 Kwords	188000h-18FFFFh
	BA55	32 Kwords	180000h-187FFFh
	BA54	32 Kwords	178000h-17FFFh
	BA53	32 Kwords	170000h-177FFFh
	BA52	32 Kwords	168000h-16FFFh
	BA51	32 Kwords	160000h-167FFh
Bank 2	BA50	32 Kwords	158000h-15FFFFh
	BA49	32 Kwords	150000h-157FFFh
	BA48	32 Kwords	148000h-14FFFFh
	BA47	32 Kwords	140000h-147FFFh
	DATI	JZ IXWUIUS	17000011714711111



Table 3-2. Bottom Boot Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA46	32 Kwords	138000h-13FFFFh
	BA45	32 Kwords	130000h-137FFFh
	BA44	32 Kwords	128000h-12FFFFh
David O	BA43	32 Kwords	120000h-127FFFh
Bank 2	BA42	32 Kwords	118000h-11FFFFh
	BA41	32 Kwords	110000h-117FFFh
	BA40	32 Kwords	108000h-10FFFFh
	BA39	32 Kwords	100000h-107FFFh
	BA38	32 Kwords	0F8000h-0FFFFh
	BA37	32 Kwords	0F0000h-0F7FFFh
	BA36	32 Kwords	0E8000h-0EFFFFh
	BA35	32 Kwords	0E0000h-0E7FFFh
	BA34	32 Kwords	0D8000h-0DFFFFh
	BA33	32 Kwords	0D0000h-0D7FFFh
	BA32	32 Kwords	0C8000h-0CFFFFh
	BA31	32 Kwords	0C0000h-0C7FFh
Bank 1	BA30	32 Kwords	0B8000h-0BFFFFh
	BA29	32 Kwords	0B0000h-0B7FFFh
	BA28	32 Kwords	0A8000h-0AFFFFh
	BA27	32 Kwords	0A0000h-0A7FFFh
	BA26	32 Kwords	098000h-09FFFFh
	BA25	32 Kwords	090000h-097FFFh
	BA24	32 Kwords	088000h-08FFFFh
	BA23	32 Kwords	080000h-087FFFh
	BA22	32 Kwords	078000h-07FFFFh
	BA21	32 Kwords	070000h-077FFFh
	BA20	32 Kwords	068000h-06FFFFh
	BA19	32 Kwords	060000h-067FFFh
	BA18	32 Kwords	058000h-05FFFFh
	BA17	32 Kwords	050000h-057FFFh
	BA16	32 Kwords	048000h-04FFFFh
	BA15	32 Kwords	040000h-047FFFh
	BA14	32 Kwords	038000h-03FFFFh
	BA13	32 Kwords	030000h-037FFFh
	BA12	32 Kwords	028000h-02FFFFh
Bank 0	BA11	32 Kwords	020000h-027FFFh
	BA10	32 Kwords	018000h-01FFFFh
	BA9	32 Kwords	010000h-017FFFh
	BA8	32 Kwords	008000h-00FFFFh
	BA7	4 Kwords	007000h-007FFFh
	BA6	4 Kwords	006000h-006FFh
	BA5	4 Kwords	005000h-005FFh
	BA4	4 Kwords	004000h-004FFFh
	BA3	4 Kwords	003000h-003FFh
	BA2	4 Kwords	002000h-002FFFh
	BA1	4 Kwords	001000h-001FFFh
	BA0	4 Kwords	000000h-000FFh



PRODUCT INTRODUCTION

The device is an 128Mbit (134,217,728 bits) NOR-type Burst Flash memory. The device features 1.8V single voltage power supply operating within the range of 1.7V to 1.9V. The device is programmed by using the Channel Hot Electron (CHE) injection mechanism which is used to program EPROMs. The device is erased electrically by using Fowler-Nordheim tunneling mechanism. To provide highly flexible erase and program capability, the device adapts a block memory architecture that divides its memory array into 263 blocks (32-Kword x 255, 4-Kword x 8,). Programming is done in units of 16 bits (Word). All bits of data in one or multiple blocks can be erased when the device executes the erase operation. To prevent the device from accidental erasing or over-writing the programmed data, 263 memory blocks can be hardware protected. Regarding read access time, at 54MHz, the device provides a burst access of 14.5ns with initial access times of 88.5ns at 30pF. At 66MHz, the device provides a burst access of 11ns with initial access times of 71ns at 30pF. The command set of device is compatible with standard Flash devices. The device uses Chip Enable (CE), Write Enable (WE), Address Valid(AVD) and Output Enable (OE) to control asynchronous read and write operation. For burst operations, the device additionally requires Ready (RDY) and Clock (CLK). Device operations are executed by selective command codes. The command codes to be combined with addresses and data are sequentially written to the command registers using microprocessor write timing. The command codes serve as inputs to an internal state machine which controls the program/erase circuitry. Register contents also internally latch addresses and data necessary to execute the program and erase operations. The device is implemented with Internal Program/Erase Routines to execute the program/erase operations. The Internal Program/Erase Routines are invoked by program/erase command sequences. The Internal Program Routine automatically programs and verifies data at specified addresses. The Internal Erase Routine automatically pre-programs the memory cell which is not programmed and then executes the erase operation. The device has means to indicate the status of completion of program/erase operations. The status can be indicated via Data polling of DQ7, or the Toggle bit (DQ6). Once the operations have been completed, the device automatically resets itself to the read mode. The device requires only 25 mA as burst and asynchronous mode read current and 15 mA for program/erase operations.

Table 4. Device Bus Operations

Operation	CE	OE	WE	A0-22	DQ0-15	RESET	CLK	AVD
Asynchronous Read Operation	L	L	Н	Add In	I/O	н	L	Х
Write	L	Н		Add In	I/O	Н	L	Х
Standby	Н	Х	х	Х	High-Z	Н	Х	Х
Hardware Reset	Х	Х	х	Х	High-Z	L	Х	Х
Load Initial Burst Address	L	Н	Н	Add In	Х	Н		
Burst Read Operation	L	L	Н	Х	Burst Dout	Н		Н
Terminate Burst Read Cycle	Н	Х	Х	Х	High-Z	Н	Х	Х
Terminate Burst Read Cycle via RESET	х	х	х	Х	High-Z	L	Х	Х
Terminate Current Burst Read Cycle and Start New Burst Read Cycle	L	Н	Н	Add In	I/O	Н		

Note: L=VIL (Low), H=VIH (High), X=Don't Care.



COMMAND DEFINITIONS

The device operates by selecting and executing its operational modes. Each operational mode has its own command set. In order to select a certain mode, a proper command with specific address and data sequences must be written into the command register. Writing incorrect information which include address and data or writing an improper command will reset the device to the read mode. The defined valid register command sequences are stated in Table 5.

Table 5. Command Sequences

Command Definitions		Cycle	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle	5th Cycle	6th Cycle
	Add	_	RA					
Asynchronous Read	Data	1	RD					
5 (4) (5)	Add	1	XXXH					
Reset(Note 5)	Data	1	F0H					
Autoselect	Add	4	555H	2AAH	(DA)555H	(DA)X00H		
Manufacturer ID(Note 6)	Data	4	AAH	55H	90H	ECH		
Autoselect	Add		555H	2AAH	(DA)555H	(DA)X01H		
Device ID(Note 6)	Data	4	AAH	55H	90H	Note6		
Autoselect	Add	4	555H	2AAH	(BA)555H	(BA)X02H		
Block Protection Verify(Note 7)	Data	4	AAH	55H	90H	00H/01H		
Autoselect	Add	4	555H	2AAH	(DA)555H	(DA)X03H		
Handshaking(Note 6, 8)	Data	4	AAH	55H	90H	0H/1H		
Day was as	Add	4	555H	2AAH	555H	PA		
Program	Data	4	AAH	55H	A0H	PD		
Haladi Diman	Add	0	555H	2AAH	555H			
Unlock Bypass	Data	3	AAH	55H	20H			
Halada Dunasa Dragram (Nata O)	Add	2	XXX	PA				
Unlock Bypass Program(Note 9)	Data		A0H	PD				
Linkely Dynasa Block Evens(Nieto O)	Add	2	XXX	BA				
Unlock Bypass Block Erase(Note 9)	Data		80H	30H				
Haladi Dimana Chia Erana (Nota O)	Add	•	XXXH	XXXH				
Unlock Bypass Chip Erase(Note 9)	Data	2	80H	10H				
Haladi Dimana Danat	Add	2	XXXH	XXXH				
Unlock Bypass Reset	Data	2	90H	00H				
Chin France	Add	6	555H	2AAH	555H	555H	2AAH	555H
Chip Erase	Data	6	AAH	55H	80H	AAH	55H	10H
Block Erase	Add	6	555H	2AAH	555H	555H	2AAH	BA
DIOCK LIASE	Data	0	AAH	55H	80H	AAH	55H	30H
Erase Suspend (Note 10)	Add	1	(DA)XXXH					
Liase Suspeniu (Note 10)	Data	'	ВОН					
Erase Resume (Note 11)	Add	1	(DA)XXXH					
Liase Mesuille (Note 11)	Data	1	30H					
Program Suspend (Note12)	Add	1	(DA)XXXH					
i rogram Suspenu (Note12)	Data	'	ВОН					
Program Resume (Note11)	Add	1	(DA)XXXH					
i rogiam resume (Note 11)	Data	'	30H					



Table 5. Command Sequences (Continued)

Command Definitions		Cycle	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle	5th Cycle	6th Cycle
Disply Drotoction / Inprotoction (Note 42)	Add	2	XXX	XXX	ABP			
Block Protection/Unprotection (Note 13)	Data	3	60H	60H	60H			
CEL Query (Note 14)	Add	4	(DA)X55H					
CFI Query (Note 14)	Data	'	98H					
Set Buret Mede Configuration Beginter (Note 15)	Add	3	555H	2AAH	(CR)555H			
Set Burst Mode Configuration Register (Note 15)	Data	3	AAH	55H	C0H			

Notes:

- 1. RA: Read Address, PA: Program Address, RD: Read Data, PD: Program Data, BA: Block Address (A22 ~ A12)

 DA: Bank Address (A22 ~ A19), ABP: Address of the block to be protected or unprotected, CR: Configuration Register Setting
- 2. The 4th cycle data of autoselect mode and RD are output data. The others are input data.
- 3. Data bits DQ15-DQ8 are don't care in command sequences, except for RD, PD and Device ID.
- 4. Unless otherwise noted, address bits A22-A11 are don't cares.
- 5. The reset command is required to return to read mode.

If a bank entered the autoselect mode during the erase suspend mode, writing the reset command returns that bank to the erase suspend mode. If a bank entered the autoselect mode during the program suspend mode, writing the reset command returns that bank to the program suspend mode. If DQ5 goes high during the program or erase operation, writing the reset command returns that bank to read mode or erase suspend mode if that bank was in erase suspend mode.

- 6. The 3rd and 4th cycle bank address of autoselect mode must be same.
 Device ID Data: "22F4H" for Top Boot Block Device, "22F5H" for Bottom Boot Block Device
- 7. 00H for an unprotected block and 01H for a protected block.
- 8. 0H for handshaking, 1H for non-handshaking
- 9. The unlock bypass command sequence is required prior to this command sequence.
- 10. The system may read and program in non-erasing blocks when in the erase suspend mode.
 - The system may enter the autoselect mode when in the erase suspend mode.
 - The erase suspend command is valid only during a block erase operation, and requires the bank address.
- 11. The erase/program resume command is valid only during the erase/program suspend mode, and requires the bank address.
- 12. This mode is used only to enable Data Read by suspending the Program operation.
- 13. Set ABP(Address of the block to be protected or unprotected) as either A6 = VIH, A1 = VIH and A0 = VIL for unprotected or A6 = VIL, A1 = VIH and A0 = VIL for protected.
- 14. Command is valid when the device is in Read mode or Autoselect mode.
- 15. See "Set Burst Mode Configuration Register" for details.



DEVICE OPERATION

To write a command or command sequence (which includes programming data to the device and erasing blocks of memory), the system must drive CLK, $\overline{\text{WE}}$ and $\overline{\text{CE}}$ to V_{IL} and $\overline{\text{OE}}$ to V_{IH} when providing address or data. The device provide the unlock bypass mode to save its program time for program operation. Unlike the standard program command sequence which is comprised of four bus cycles, only two program cycles are required to program a word in the unlock bypass mode. One block, multiple blocks, or the entire device can be erased. Table 3 indicates the address space that each block occupies. The device's address space is divided into sixteen banks: Bank 0 contains the boot/parameter blocks, and the other banks(from Bank 1 to 15) consist of uniform blocks. A "bank address" is the address bits required to uniquely select a block. Icc2 in the DC Characteristics table represents the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.

Read Mode

The device automatically enters to asynchronous read mode after device power-up. No commands are required to retrieve data in asynchronous mode. After completing an Internal Program/Erase Routine, each bank is ready to read array data. The reset command is required to return a bank to the read(or erase-suspend-read)mode if DQ5 goes high during an active program/erase operation, or if the bank is in the autoselect mode.

The synchronous(burst) mode will *automatically* be enabled on the first rising edge on the CLK input while $\overline{\text{AVD}}$ is held low. That means device enters burst read mode from asynchronous read mode to burst read mode using CLK and $\overline{\text{AVD}}$ signal. When the burst read is finished(or terminated), the device return to asynchronous read mode automatically.

Asynchronous Read Mode

For the asynchronous read mode a valid address should be asserted on A0-A22, while driving $\overline{\text{AVD}}$ and $\overline{\text{CE}}$ to VIL. $\overline{\text{WE}}$ should remain at VIH. The data will appear on DQ0-DQ15. Since the memory array is divided into sixteen banks, each bank remains enabled for read access until the command register contents are altered.

Address access time (tAA) is equal to the delay from valid addresses to valid output data. The chip enable access time(tCE) is the delay from the falling edge of $\overline{\text{CE}}$ to valid data at the outputs. The output enable access time(tOE) is the delay from the falling edge of $\overline{\text{OE}}$ to valid data at the output. To prevent the memory content from spurious altering during power transition, the initial state machine is set for reading array data upon device power-up, or after a hardware reset.

Synchronous (Burst) Read Mode

The device is capable of continuous linear burst operation and linear burst operation of a preset length. For the burst mode, the system should determine how many clock cycles are desired for the initial word(tIACC) of each burst access and what mode of burst operation is desired using "Burst Mode Configuration Register" command sequences. See "Set Burst Mode Configuration" for further details. The status data also can be read during burst read mode by using $\overline{\text{AVD}}$ signal with a bank address. To initiate the synchronous read again, a new address and $\overline{\text{AVD}}$ pulse is needed after the host has completed status reads or the device has completed the program or erase operation.

Continuous Linear Burst Read

The synchronous(burst) mode will *automatically* be enabled on the first rising edge on the CLK input while AVD is held low. Note that the device is enabled for asynchronous mode when it first powers up. The initial word is output tiAA after the rising edge of the first CLK cycle. Subsequent words are output tiBA after the rising edge of each successive clock cycle, which automatically increments the internal address counter. Note that the device has internal address boundary that occurs every 16 words. When the device is crossing the first word boundary, additional clock cycles are needed before data appears for the next address. The number of additional clock cycle can varies from zero to three cycles, and the exact number of additional clock cycle depends on the starting address of burst read.(Refer to Figure 13) The RDY output indicates this condition to the system by pulsing low. The device will continue to output sequential burst data, wrapping around to address 000000h after it reaches the highest addressable memory location until the system asserts CE high, RESET low or AVD low in conjunction with a new address.(See Table 4.) The reset command does not terminate the burst read operation.

If the host system crosses the bank boundary while reading in burst mode, and the accessed bank is not programming or erasing, a additional clock cycles are needed as previously mentioned. If the host system crosses the bank boundary while the accessed bank is programming or erasing, that is busy bank, the synchronous read will be terminated.



8-.16-Word Linear Burst Read

As well as the Continuous Linear Burst Mode, there are two(8 & 16 word) linear wrap & no-wrap mode, in which a fixed number of words are read from consecutive addresses. In these modes, the addresses for burst read are determined by the group within which the starting address falls. The groups are sized according to the number of words read in a single burst sequence for a given mode.(See Table. 6)

Table 6. Burst Address Groups(Wrap mode only)

Burst Mode	Group Size	Group Address Ranges
8 word	8 words	0-7h, 8-Fh, 10-17h,
16 word	16words	0-Fh, 10-1Fh, 20-2Fh,

As an example:

In wrap mode case, if the starting address in the 8-word mode is 2h, the address range to be read would be 0-7h, and the wrap burst sequence would be 2-3-4-5-6-7-0-1h. The burst sequence begins with the starting address written to the device, but wraps back to the first address in the selected group. In a similar manner, 16-word wrap mode begin their burst sequence on the starting address written to the device, and then wrap back to the first address in the selected address group.

In no-wrap mode case, if the starting address in the 8-word mode is 2h, the no-wrap burst sequence would be 2-3-4-5-6-7-8-9h. The burst sequence begins with the starting address written to the device, and continue to the 8th address from starting address. In a similar manner, 16-word no-wrap mode begin their burst sequence on the starting address written to the device, and continue to the 16th address from starting address. Also, when the address cross the word boundary in no-wrap mode, same number of additional clock cycles as continuous linear mode is needed.

Programmable Wait State

The programmable wait state feature indicates to the device the number of additional clock cycles that must elapse after $\overline{\text{AVD}}$ is driven active for burst read mode. Upon power up, the number of total initial access cycles defaults to seven.

Handshaking

The handshaking feature allows the host system to simply monitor the RDY signal from the device to determine when the initial word of burst data is ready to be read. To set the number of initial cycle for optimal burst mode, the host should use the programmable wait state configuration. (See "Set Burst Mode Configuration Register" for details.) The rising edge of RDY after $\overline{\text{OE}}$ goes low indicates the initial word of valid burst data. Using the autoselect command sequence the handshaking feature may be verified in the device.

Set Burst Mode Configuration Register

The device uses a configuration register to set the various burst parameters: the number of initial cycles for burst and burst read mode. The burst mode configuration register must be set before the device enter burst mode.

The burst mode configuration register is loaded with a three-cycle command sequences. On the third cycle, the data should be C0h, address bits A11-A0 should be 555h, and address bits A18-A12 set the code to be latched. The device will power up or after a hardware reset with the default setting.

Table 7. Burst Mode Configuration Register Table

Address Bit	Function	Settings(Binary)			
A18	RDY Active	1 = RDY active one clock cycle before data 0 = RDY active with data(default)			
A17		000 = Continuous(default)			
A16	Burst Read Mode	001 = 8-word linear with wrap 010 = 16-word linear with wrap			
A15	buist Reau ivioue	011 = 8-word linear with no-wrap 100 = 16-word linear with no-wrap 101 ~ 111 = Reserve			
A14		000 = Data is valid on the 4th active CLK edge after AVD transition to Viн			
A13		001 = Data is valid on the 5th active CLK edge after AVD transition to V _I H 010 = Data is valid on the 6th active CLK edge after AVD transition to V _I H			
A12	Programmable Wait State	011 = Data is valid on the 7th active CLK edge after AVD transition to V _I (default) 100 = Reserve 101 = Reserve 110 = Reserve 111 = Reserve			

Programmable Wait State Configuration

This feature informs the device of the number of clock cycles that must elapse after AVD# is driven active before data will be available. This value is determined by the input frequency of the device. Address bits A14-A12 determine the setting. (See Burst Mode Configuration Register Table)



The Programmable wait state setting instructs the device to set a particular number of clock cycles for the initial access in burst mode. Note that hardware reset will set the wait state to the default setting, that is 7 initial cycles.

Burst Read Mode Setting

The device supports five different burst read modes: continuous linear mode, 8 and 16 word linear burst modes with wrap and 8 and 16 word linear burst modes with no-wrap.

RDY Configuration

By default, the RDY pin will be high whenever there is valid data on the output. The device can be set so that RDY goes active one data cycle before active data. Address bit A18 determine this setting. Note that RDY always go high with valid data in case of word boundary crossing.

Table 8. Burst Address Sequences

	Start							
	Addr.	Continuous Burst	8-word Burst	16-word Burst				
	0	0-1-2-3-4-5-6	0-1-2-3-4-5-6-7	0-1-2-3-413-14-15				
	1	1-2-3-4-5-6-7	1-2-3-4-5-6-7-0	1-2-3-4-514-15-0				
Wrap	2	2-3-4-5-6-7-8	2-3-4-5-6-7-0-1	2-3-4-5-615-0-1				
	-	·	:	:				
	0	0-1-2-3-4-5-6	0-1-2-3-4-5-6-7	0-1-2-3-413-14-15				
	1	1-2-3-4-5-6-7	1-2-3-4-5-6-7-8	1-2-3-4-514-15-16				
No-wrap	2	2-3-4-5-6-7-8	2-3-4-5-6-7-8-9	2-3-4-5-615-16-17				
		•	•					

Autoselect Mode

By writing the autoselect command sequences to the system, the device enters the autoselect mode. This mode can be read only by asynchronous read mode. The system can then read autoselect codes from the internal register(which is separate from the memory array). Standard asynchronous read cycle timings apply in this mode. The device offers the Autoselect mode to identify manufacturer and device type by reading a binary code. In addition, this mode allows the host system to verify the block protection or unprotection. Table 5 shows the address and data requirements. The autoselect command sequence may be written to an address within a bank that is in the read mode, erase-suspend-read mode or program-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in the device. The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the address and the autoselect command. Note that the block address is needed for the verification of block protection. The system may read at any address within the same bank any number of times without initiating another autoselect command sequence. And the burst read should be prohibited during Autoselect Mode. To terminate the autoselect operation, write Reset command(F0H) into the command register.

Table 9. Autoselct Mode Description

Description	Description Address Read Data		
Manufacturer ID	Manufacturer ID (DA) + 00H ECH		
Device ID (DA) + 01H 22F4H(Top Boot Block), 22F5H(Bottom Boot Block)		22F4H(Top Boot Block), 22F5H(Bottom Boot Block)	
Block Protection/Unprotection (BA) + 02H		01H (protected), 00H (unprotected)	
Die revision ID & Handshaking (DA) + 03H		0H : handshaking, 1H : non-handshaking	

Standby Mode

When the $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ inputs are both held at $\text{Vcc} \pm 0.2 \text{V}$ or the system is not reading or writing, the device enters Stand-by mode to minimize the power consumption. In this mode, the device outputs are placed in the high impedence state, independent of the $\overline{\text{OE}}$ input. When the device is in either of these standby modes, the device requires standard access time (tCE) for read access before it is ready to read data. If the device is deselected during erasure or programming, the device draws active current until the operation is completed. Iccs in the DC Characteristics table represents the standby current specification.

Automatic Sleep Mode

The device features Automatic Sleep Mode to minimize the device power consumption during both asynchronous and burst mode. When addresses remain stable for tAA+60ns, the device automatically enables this mode. The automatic sleep mode is independent of the $\overline{\text{CE}}$, $\overline{\text{WE}}$, and $\overline{\text{OE}}$ control signals. In a sleep mode, output data is latched and always available to the system. When addresses are changed, the device provides new data without wait time. Automatic sleep mode current is equal to standby mode current.



Output Disable Mode

When the $\overline{\text{OE}}$ input is at VIH, output from the device is disabled. The outputs are placed in the high impedance state.

Block Protection & Unprotection

To protect the block from accidental writes, the block protection/unprotection command sequence is used. On power up, all blocks in the device are protected. To unprotect a block, the system must write the block protection/unprotection command sequence. The first two cycles are written: addresses are don't care and data is 60h. Using the third cycle, the block address (ABP) and command (60h) is written, while specifying with addresses A6, A1 and A0 whether that block should be protected (A6 = VIL, A1 = VIH, A0 = VIL). After the third cycle, the system can continue to protect or unprotect additional cycles, or exit the sequence by writing F0h (reset command).

The device offers three types of data protection at the block level:

- The block protection/unprotection command sequence disables or re-enables both program and erase operations in any block.
- When WP is at VIL, the two outermost blocks are protected.
- · When VPP is at VIL, all blocks are protected.

Note that user never float the Vpp and WP, that is, Vpp is always connected with ViH, Vi∟ or Vi₀ and WP is ViH or Vi∟.

Hardware Reset

The device features a hardware method of resetting the device by the $\overline{\text{RESET}}$ input. When the $\overline{\text{RESET}}$ pin is held low(VIL) for at least a period of tRP, the device immediately terminates any operation in progress, tristates all outputs, and ignores all read/write commands for the duration of the $\overline{\text{RESET}}$ pulse. The device also resets the internal state machine to asynchronous read mode. To ensure data integrity, the interrupted operation should be reinitiated once the device is ready to accept another command sequence. As previously noted, when $\overline{\text{RESET}}$ is held at Vss \pm 0.2V, the device enters standby mode. The $\overline{\text{RESET}}$ pin may be tied to the system reset pin. If a system reset occurs during the Internal Program or Erase Routine, the device will be automatically reset to the asynchronous read mode; this will enable the systems microprocessor to read the boot-up firmware from the Flash memory. If $\overline{\text{RESET}}$ is asserted during a program or erase operation, the device requires a time of tREADY (during Internal Routines) before the device is ready to read data again. If $\overline{\text{RESET}}$ is asserted when a program or erase operation is not executing, the reset operation is completed within a time of tREADY (not during Internal Routines). tRH is needed to read data after $\overline{\text{RESET}}$ returns to VIH. Refer to the AC Characteristics tables for $\overline{\text{RESET}}$ parameters and to Figure 6 for the timing diagram.

Software Reset

The reset command provides that the bank is reseted to read mode, erase-suspend-read mode or program-suspend-read mode. The addresses are in Don't Care state. The reset command may be written between the sequence cycles in an erase command sequence before erasing begins, or in an program command sequence before programming begins. If the device begins erasure or programming, the reset command is ignored until the operation is completed. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. The reset command valid between the sequence cycles in an autoselect command sequence. In an autoselect mode, the reset command must be written to return to the read mode. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. Also, if a bank entered the autoselect mode while in the Program Suspend mode, writing the reset command returns that bank to the program-suspend-read mode. If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to the read mode. (or erase-suspend-read mode if the bank was in Erase Suspend)

Program

The device can be programmed in units of a word. Programming is writing 0's into the memory array by executing the Internal Program Routine. In order to perform the Internal Program Routine, a four-cycle command sequence is necessary. The first two cycles are unlock cycles. The third cycle is assigned for the program setup command. In the last cycle, the address of the memory location and the data to be programmed at that location are written. The device automatically generates adequate program pulses and verifies the programmed cell margin by the Internal Program Routine. During the execution of the Routine, the system is not required to provide further controls or timings. During the Internal Program Routine, commands written to the device will be ignored. Note that a hardware reset during a program operation will cause data corruption at the corresponding location.

Accelerated Program Operation

The device provides accelerated program operations through the Vpp input. Using this mode, faster manufacturing throughput at the factory is possible. When ViD is asserted on the Vpp input, the device automatically enters the Unlock Bypass mode, temporarily unprotects any protected blocks, and uses the higher voltage on the input to reduce the time required for program operations. In accelerated program mode, the system would use a two-cycle program command sequence. By removing ViD returns the device to normal operation mode.



Unlock Bypass

The device provides the unlock bypass mode to save its operation time. This mode is possible for program, block erase and chip erase operation. There are two methods to enter the unlock bypass mode. The mode is invoked by the unlock bypass command sequence or the assertion of VID on VPP pin. Unlike the standard program/erase command sequence that contains four bus cycles, the unlock bypass program/erase command sequence comprises only two bus cycles. The unlock bypass mode is engaged by issuing the unlock bypass command sequence which is comprised of three bus cycles. Writing first two unlock cycles is followed by a third cycle containing the unlock bypass command (20H). Once the device is in the unlock bypass mode, the unlock bypass program/erase command sequence is necessary. The unlock bypass program command sequence is comprised of only two bus cycles; writing the unlock bypass program command (A0H) is followed by the program address and data. This command sequence is the only valid one for programming the device in the unlock bypass mode. Also, The unlock bypass erase command sequence is comprised of two bus cycles; writing the unlock bypass block erase command(80H-30H) or writing the unlock bypass chip erase command(80H-10H). This command sequences are the only valid ones for erasing the device in the unlock bypass mode. The unlock bypass reset command sequence is the only valid command sequence to exit the unlock bypass mode. The unlock bypass reset command sequence consists of two bus cycles. The first cycle must contain the data (90H). The second cycle contains only the data (00H). Then, the device returns to the read mode.

To enter the unlock bypass mode in hardware level, the VID also can be used. By assertion VID on the VPP pin, the device enters the unlock bypass mode. Also, the all blocks are temporarily unprotected when the device using the VID for unlock bypass mode. To exit the unlock bypass mode, just remove the asserted VID from the VPP pin.(Note that user never float the Vpp, that is, Vpp is always connected with VIH, VIL or VID.).

Chip Erase

To erase a chip is to write 1's into the entire memory array by executing the Internal Erase Routine. The Chip Erase requires six bus cycles to write the command sequence. The erase set-up command is written after first two "unlock" cycles. Then, there are two more write cycles prior to writing the chip erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory for an all zero data pattern prior to erasing. The automatic erase begins on the rising edge of the last WE pulse in the command sequence and terminates when DQ7 is "1". After that the device returns to the read mode.

Block Erase

To erase a block is to write 1's into the desired memory block by executing the Internal Erase Routine. The Block Erase requires six bus cycles to write the command sequence shown in Table 5. After the first two "unlock" cycles, the erase setup command (80H) is written at the third cycle. Then there are two more "unlock" cycles followed by the Block Erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory prior to erasing it. Multiple blocks can be erased sequentially by writing the sixth bus-cycle. Upon completion of the last cycle for the Block Erase, additional block address and the Block Erase command (30H) can be written to perform the Multi-Block Erase. For the Multi-Block Erase, only sixth cycle(block address and 30H) is needed. (Similarly, only second cycle is needed in unlock bypass block erase.) An 50us (typical) "time window" is required between the Block Erase command writes. The Block Erase command must be written within the 50us "time window", otherwise the Block Erase command will be ignored. The 50us "time window" is reset when the falling edge of the WE occurs within the 50us of "time window" to latch the Block Erase command. During the 50us of "time window", any command other than the Block Erase or the Erase Suspend command written to the device will reset the device to read mode. After the 50 us of "time window", the Block Erase command will initiate the Internal Erase Routine to erase the selected blocks. Any Block Erase address and command following the exceeded "time window" may or may not be accepted. No other commands will be recognized except the Erase Suspend command during Block Erase operation.

Erase Suspend / Resume

The Erase Suspend command interrupts the Block Erase to read or program data in a block that is not being erased. Also, it is possible to protect or unprotect of the block that is not being erased in erase suspend mode. The Erase Suspend command is only valid during the Block Erase operation including the time window of 50 us. The Erase Suspend command is not valid while the Chip Erase or the Internal Program Routine sequence is running. When the Erase Suspend command is written during a Block Erase operation, the device requires a maximum of 20 us(recovery time) to suspend the erase operation. Therefore—system must wait for 20us(recovery time) to read the data from the bank which include the block being erased. Otherwise, system can read the data immediately from a bank which don't include the block being erased without recovery time(max. 20us) after Erase Suspend command. And, after the maximum 20us recovery time, the device is available for programming data in a block that is not being erased. But, when the Erase Suspend command is written during the block erase time window (50 us), the device immediately terminates the block erase time window and suspends the erase operation. The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. When the Erase Resume command is executed, the Block Erase operation will resume. When the Erase Suspend or Erase Resume command is executed, the addresses are in Don't Care state.



Program Suspend / Resume

The device provides the Program Suspend/Resume mode. This mode is used to enable Data Read by suspending the Program operation. The device accepts a Program Suspend command in Program mode(including Program operations performed during Erase Suspend) but other commands are ignored. After input of the Program Suspend command, 2us is needed to enter the Program Suspend Read mode. Therefore system must wait for 2us(recovery time) to read the data from the block being programmed. Otherwise, system can read the data immediately from a any block(except for the block being programmed) without recovery time after Program Suspend command. Like an Erase Suspend mode, the device can be returned to Program mode by using a Program Resume command.

Read While Write Operation

The device is capable of reading data from one bank while writing in the other banks. This is so called the Read While Write operation. An erase operation may also be suspended to read from or program to another location within the same bank(except the block being erased). The Read While Write operation is prohibited during the chip erase operation. Figure 12 shows how read and write cycles may be initiated for simultaneous operation with zero latency. Refer to the DC Characteristics table for read-while-write current specifications.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than VLKO. If the Vcc < VLKO (Lock-Out Voltage), the command register and all internal program/erase circuits are disabled. Under this condition the device will reset itself to the read mode. Subsequent writes will be ignored until the Vcc level is greater than VLKO. It is the user's responsibility to ensure that the control pins are logically correct to prevent unintentional writes when Vcc is above VLKO.

Write Pulse "Glitch" Protection

Noise pulses of less than 5ns (typical) on \overline{OE} , \overline{CE} , \overline{AVD} or \overline{WE} do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of $\overline{OE} = VIL$, $\overline{CE} = VIH$ or $\overline{WE} = VIH$. To initiate a write cycle, \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-up Protection

To avoid initiation of a write cycle during Vcc power-up, RESET low must be asserted during Power-up. After RESET goes high, the device is reset to the read mode.



FLASH MEMORY STATUS FLAGS

The device has means to indicate its status of operation in the bank where a program or erase operation is in processes. Address must include bank address being executed internal routine operation. The status is indicated by raising the device status flag via corresponding DQ pins. This status read is supported in burst mode and asynchronous mode. The status data can be read during burst read mode by using $\overline{\text{AVD}}$ signal with a bank address. That means status read is supported in synchronous mode. If status read is performed, the data provided in the burst read is identical to the data in the initial access. To initiate the synchronous read again, a new address and $\overline{\text{AVD}}$ pulse is needed after the host has completed status reads or the device has completed the program or erase operation. The corresponding DQ pins are DQ7, DQ6, DQ5, DQ3 and DQ2.

Table 10. Hardware Sequence Flags

	Status		DQ7	DQ6	DQ5	DQ3	DQ2
	Programming	DQ7	Toggle	0	0	1	
	Block Erase or Chip Erase		0	Toggle	0	1	Toggle
	Erase Suspend Read	Erase Suspended Block	1	1	0	0	Toggle (Note 1)
In Progress	Erase Suspend Read	Non-Erase Suspended Block	Data	Data	Data	Data	Data
	Erase Suspend Program	Non-Erase Suspended Block	DQ7	Toggle	0	0	1
	Program Suspend Read	Program Suspended Block	DQ7	1	0	0	Toggle (Note 1)
	Program Suspend Read	Non- program Suspended Block	Data	Data	Data	Data	Data
	Programming		DQ7	Toggle	1	0	No Toggle
Exceeded Time Limits	Block Erase or Chip Erase		0	Toggle	1	1	(Note 2)
	Erase Suspend Program		DQ7	Toggle	1	0	No Toggle

Notes:

DQ7: Data Polling

When an attempt to read the device is made while executing the Internal Program, the complement of the data is written to DQ7 as an indication of the Routine in progress. When the Routine is completed an attempt to access to the device will produce the true data written to DQ7. When a user attempts to read the block being erased, DQ7 will be low. If the device is placed in the Erase/Program Suspend Mode, the status can be detected via the DQ7 pin. If the system tries to read an address which belongs to a block that is being erase suspended, DQ7 will be high. And, if the system tries to read an address which belongs to a block that is being program suspended, the output will be the true data of DQ7 itself. If a non-erase-suspended or non-program-suspended block address is read, the device will produce the true data to DQ7. If an attempt is made to program a protected block, DQ7 outputs complements the data for approximately 1µs and the device then returns to the Read Mode without changing data in the block. If an attempt is made to erase a protected block, DQ7 outputs complement data in approximately 100us and the device then returns to the Read Mode without erasing the data in the block.

DQ6: Toggle Bit

Toggle bit is another option to detect whether an Internal Routine is in progress or completed. Once the device is at a busy state, DQ6 will toggle. Toggling DQ6 will stop after the device completes its Internal Routine. If the device is in the Erase/Program Suspend Mode, an attempt to read an address that belongs to a block that is being erased or programmed will produce a high output of DQ6. If an address belongs to a block that is not being erased or programmed, toggling is halted and valid data is produced at DQ6. If an attempt is made to program a protected block, DQ6 toggles for approximately 1us and the device then returns to the Read Mode without changing the data in the block. If an attempt is made to erase a protected block, DQ6 toggles for approximately 100µs and the device then returns to the Read Mode without erasing the data in the block.



^{1.} DQ2 will toggle when the device performs successive read operations from the erase/program suspended block.

^{2.} If DQ5 is High (exceeded timing limits), successive reads from a problem block will cause DQ2 to toggle.

DQ5: Exceed Timing Limits

If the Internal Program/Erase Routine extends beyond the timing limits, DQ5 will go High, indicating program/erase failure.

DQ3: Block Erase Timer

The status of the multi-block erase operation can be detected via the DQ3 pin. DQ3 will go High if 50μ s of the block erase time window expires. In this case, the Internal Erase Routine will initiate the erase operation. Therefore, the device will not accept further write commands until the erase operation is completed. DQ3 is Low if the block erase time window is not expired. Within the block erase time window, an additional block erase command (30H) can be accepted. To confirm that the block erase command has been accepted, the software may check the status of DQ3 following each block erase command.

DQ2: Toggle Bit 2

The device generates a toggling pulse in DQ2 only if an Internal Erase Routine or an Erase/Program Suspend is in progress. When the device executes the Internal Erase Routine, DQ2 toggles only if an erasing block is read. Although the Internal Erase Routine is in the Exceeded Time Limits, DQ2 toggles only if an erasing block in the Exceeded Time Limits is read. When the device is in the Erase/Program Suspend mode, DQ2 toggles only if an address in the erasing or programming block is read. If a non-erasing or non-programmed block address is read during the Erase/Program Suspend mode, then DQ2 will produce valid data. DQ2 will go High if the user tries to program a non-erase suspend block while the device is in the Erase Suspend mode.

RDY: Ready

Normally the RDY signal is used to indicate if new burst data is available at the rising edge of the clock cycle or not. If RDY is low state, data is not valid at expected time, and if high state, data is valid. Note that, if \overline{CE} is low and \overline{OE} is high, the RDY is high state.




Figure 1. Data Polling Algorithms

Figure 2. Toggle Bit Algorithms



Commom Flash Memory Interface

Common Flash Momory Interface is contrived to increase the compatibility of host system software. It provides the specific information of the device, such as memory size and electrical features. Once this information has been obtained, the system software will know which command sets to use to enable flash writes, block erases, and control the flash component.

When the system writes the CFI command(98H) to address 55H, the device enters the CFI mode. And then if the system writes the address shown in Table 11, the system can read the CFI data. Query data are always presented on the lowest-order data outputs(DQ0-7) only. In word(x16) mode, the upper data outputs(DQ8-15) is 00h. To terminate this operation, the system must write the reset command.

Table 11. Common Flash Memory Interface Code

Description	Addresses (Word Mode)	Data
Query Unique ASCII string "QRY"	10H 11H 12H	0051H 0052H 0059H
Primary OEM Command Set	13H 14H	0002H 0000H
Address for Primary Extended Table	15H 16H	0040H 0000H
Alternate OEM Command Set (00h = none exists)	17H 18H	0000H 0000H
Address for Alternate OEM Extended Table (00h = none exists)	19H 1AH	0000H 0000H
Vcc Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt	1BH	0017H
Vcc Max. (write/erase) D7-D4: volt, D3-D0: 100 millivolt	1CH	0019H
Vpp(Acceleration Program) Supply Minimum 00 = Not Supported, D7 - D4 : Volt, D3 - D0 : 100mV	1DH	0085H
Vpp(Acceleration Program) Supply Maximum 00 = Not Supported, D7 - D4 : Volt, D3 - D0 : 100mV	1EH	0095H
Typical timeout per single word write 2 ^N us	1FH	0004H
Typical timeout for Min. size buffer write 2 ^N us(00H = not supported)	20H	0000H
Typical timeout per individual block erase 2 ^N ms	21H	000AH
Typical timeout for full chip erase 2 ^N ms(00H = not supported)	22H	0012H
Max. timeout for word write 2 ^N times typical	23H	0005H
Max. timeout for buffer write 2 ^N times typical	24H	0000H
Max. timeout per individual block erase 2 ^N times typical	25H	0004H
Max. timeout for full chip erase 2 ^N times typical(00H = not supported)	26H	0000H
Device Size = 2 ^N byte	27H	0018H
Flash Device Interface description	28H 29H	0000H 0000H
Max. number of byte in multi-byte write = 2 ^N	2AH 2BH	0000H 0000H
Number of Erase Block Regions within device	2CH	0002H



Table 11. Common Flash Memory Interface Code (Continued)

Description	Addresses (Word Mode)	Data	
Erase Block Region 1 Information Bits 0~15: y+1=block number Bits 16~31: block size= z x 256bytes	2DH 2EH 2FH 30H	0007H 0000H 0020H 0000H	
Erase Block Region 2 Information	31H 32H 33H 34H	00FEH 0000H 0000H 0001H	
Erase Block Region 3 Information	35H 36H 37H 38H	0000H 0000H 0000H	
Erase Block Region 4 Information	39H 3AH 3BH 3CH	0000H 0000H 0000H 0000H	
Query-unique ASCII string "PRI"	40H 41H 42H	0050H 0052H 0049H	
Major version number, ASCII	43H	0031H	
Minor version number, ASCII	44H	0030H	
Address Sensitive Unlock(Bits 1-0) 0 = Required, 1= Not Required Silcon Revision Number(Bits 7-2)	45H	0000H	
Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write	46H	0002H	
Block Protect 00 = Not Supported, 01 = Supported	47H	0001H	
Block Temporary Unprotect 00 = Not Supported, 01 = Supported	48H	0000H	
Block Protect/Unprotect scheme 00 = Not Supported, 01 = Supported	49H	0001H	
Simultaneous Operation 00 = Not Supported, 01 = Supported	4AH	0001H	
Burst Mode Type 00 = Not Supported, 01 = Supported	4BH	0001H	
Page Mode Type 00 = Not Supported, 01 = 4 Word Page 02 = 8 Word Page	4CH	0000H	
Top/Bottom Boot Block Flag 02H = Bottom Boot Device, 03H = Top Boot Device	4DH	0003H	
Max. Operating Clock Frequency (MHz)	4EH	0042H	
RWW(Read While Write) Functionality Restriction (00H = non exists , 01H = exists)	4FH	0000H	
Handshaking 00 = Not Supported at both mode, 01 = Supported at Sync. Mode 10 = Supported at Async. Mode, 11 = Supported at both Mode	50H	0001H	



ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Rating	Unit
	Vcc	Vcc	-0.5 to +2.5	
Voltage on any pin relative to Vss	VPP	VIN	-0.5 to +9.5	V
	All Other Pins	VIN	-0.5 to +2.5	
Temperature Under Bias	Commercial	Thias	-10 to +125	°C
	Extended	I bias	-25 to +125	C
Storage Temperature		Tstg	-65 to +150	°C
Short Circuit Output Current		los	5	mA
Operating Temperature		TA (Commercial Temp.)	0 to +70	°C
		TA (Extended Temp.)	-25 to + 85	°C

- 1. Minimum DC voltage is -0.5V on Input/ Output pins. During transitions, this level may fall to -2.0V for periods <20ns. Maximum DC voltage is Vcc+0.6V on input / output pins which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.
- 2. Minimum DC input voltage is -0.5V on VPP . During transitions, this level may fall to -2.0V for periods <20ns.

 Maximum DC input voltage is +9.5V on VPP which, during transitions, may overshoot to +12.0V for periods <20ns.

 3. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to GND)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	Vcc	1.7	1.8	1.9	V
Supply Voltage	Vss	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Input Leakage Current	lu	VIN=VSS to VCC, VCC=VCCmax		- 1.0	=	+ 1.0	μΑ
VPP Leakage Current	ILIP	VCC=VCCmax , VPP=9.5V		-	-	35	μΑ
Output Leakage Current	ILO	VOUT=VSS to VCC, VCC=VCCmax	, OE=VIH	- 1.0	=	+ 1.0	μΑ
Active Burst Read Current	Іссв1	CE=VIL, OE=VIH		-	25	30	mA
Active Asynchronous	loor	CE=VIL, OE=VIH	10MHz	-	25	30	mA
Read Current	ICC1	CE=VIL, OE=VIH	1MHz	-	3	4	mA
Active Write Current (Note 2)	ICC2	CE=VIL, OE=VIH, WE=VIL, VPP=	=VIH	-	15	30	mA
Read While Write Current	Іссз	CE=VIL, OE=VIH		-	35	55	mA
Accelerated Program Current	ICC4	CE=VIL, OE=VIH , VPP=9.5V		-	15	30	mA
Standby Current	ICC5	CE= RESET=Vcc ± 0.2V		-	5	30	μΑ
Standby Current During Reset	ICC6	RESET = Vss ± 0.2V		-	5	30	μΑ
Automatic Sleep Mode(Note 3)	ICC7	$\overline{\text{CE}}$ =Vss \pm 0.2V, Other Pins=VIL or VIH VIL = Vss \pm 0.2V, VIH = Vcc \pm 0.2V		-	5	30	μΑ
Input Low Voltage	VIL			-0.5	-	0.4	V
Input High Voltage	ViH				-	Vcc+0.4	V
Output Low Voltage	Vol	IOL = 100 μA , VCC=VCCmin		-	-	0.1	V
Output High Voltage	Voн	IOH = -100 μA , VCC=VCCmin		Vcc-0.1	=	-	V
Voltage for Accelerated Program	VID			8.5	9.0	9.5	V
Low Vcc Lock-out Voltage	Vlko			1.0	-	1.3	V

Notes:

- 1. Maximum Icc specifications are tested with Vcc = Vccmax.
- 2. Icc active while Internal Erase or Internal Program is in progress.
- 3. Device enters automatic sleep mode when addresses are stable for tAA + 60ns.




CAPACITANCE(TA = 25 °C, Vcc = 1.8V, f = 1.0MHz)


Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	Cin	VIN=0V	-	10	pF
Output Capacitance	Соит	Vout=0V	-	10	pF
Control Pin Capacitance	CIN2	VIN=0V	-	10	pF

Note: Capacitance is periodically sampled and not 100% tested.

AC TEST CONDITION

Parameter	Value
Input Pulse Levels	0V to Vcc
Input Rise and Fall Times	5ns
Input and Output Timing Levels	Vcc/2
Output Load	CL = 30pF





Input Pulse and Test Point

Output Load

AC CHARACTERISTICS

Synchronous/Burst Read

Parameter	Symbol	7B (54 MHz)		7C (66 MHz)		Unit
		Min	Max	Min	Max	
Initial Access Time	tiaa	-	88.5	-	71	ns
Burst Access Time Valid Clock to Output Delay	tBA	-	14.5	-	11	ns
AVD Setup Time to CLK	tavds	5	-	5	-	ns
AVD Hold Time from CLK	tavdh	7	-	6	-	ns
AVD High to OE Low	tavdo	0	-	0	-	ns
Address Setup Time to CLK	tacs	5	-	5	-	ns
Address Hold Time from CLK	tach	7	-	6	-	ns
Data Hold Time from Next Clock Cycle	tBDH	4	-	4	-	ns
Output Enable to Data	toE	-	20	-	20	ns
Output Enable to RDY valid	toer	-	14.5	-	11	ns
CE Disable to High Z	tCEZ	-	20	-	20	ns
OE Disable to High Z	toez	-	15	-	15	ns
CE Setup Time to CLK	tces	9	-	9	-	ns
CLK to RDY Setup Time	trdya	-	14.5	-	11	ns
RDY Setup Time to CLK	trdys	4	-	4	-	ns
CLK High or Low Time	tcH/L	4.5	-	3.5	-	ns
CLK Fall or Rise Time	tchcl	-	3	-	3	ns



SWITCHING WAVEFORMS




Figure 3. Burst Mode Read (66 MHz)

Note: In order to avoid a bus conflict the \overline{OE} signal is enabled on the next rising edge after \overline{AVD} is going high.




Figure 4. Burst Mode Read (54 MHz)

Note: In order to avoid a bus conflict the \overline{OE} signal is enabled on the next rising edge after \overline{AVD} is going high.



SWITCHING WAVEFORMS




Figure 5. 8 word Linear Burst Mode with Wrap Around (66 MHz)

Note: In order to avoid a bus conflict the \overline{OE} signal is enabled on the next rising edge after \overline{AVD} is going high.




Figure 6. 8 word Linear Burst with RDY Set One Cycle Before Data (CR setting : A18=1)

Note: In order to avoid a bus conflict the \overline{OE} signal is enabled on the next rising edge after \overline{AVD} is going high.






Figure 7. 8 word Linear Burst Mode (No Wrap Case)

Note: In order to avoid a bus conflict the \overline{OE} signal is enabled on the next rising edge after \overline{AVD} is going high.



AC CHARACTERISTICS

Asynchronous Read

Down		Symbol	78	3	70	;	Unit
Para	Parameter		Min	Max	Min	Max	Unit
Access Time from CE Lo	w	tce	-	88.5	-	70	ns
Asynchronous Access Tir	ne	taa	-	88.5	=	70	ns
AVD Low Time		tavdp	12	-	12	-	ns
Output Enable to Output	Valid	toE	-	20	=	20	ns
Output Enable Hold	Read		0	-	0	-	ns
Time	Toggle and Data Polling	tоен	10	-	10	-	ns
Output Disable to High Z	Note 1)	toez	-	15	-	15	ns

Note: 1. Not 100% tested.

SWITCHING WAVEFORMS

Asynchronous Mode Read




Figure 8. Asynchronous Mode Read

Note: VA=Valid Read Address, RD=Read Data.




AC CHARACTERISTICS

Hardware Reset(RESET)


Doromotor	Symbol	All Speed	Options	l lmit
Parameter	Symbol	Min	Max	Unit
RESET Pin Low(During Internal Routines) to Read Mode (Note)	tReady	-	20	μs
RESET Pin Low(NOT During Internal Routines) to Read Mode (Note)	tReady	-	500	ns
RESET Pulse Width	trp	200	-	ns
Reset High Time Before Read (Note)	trн	200	-	ns
RESET Low to Standby Mode	trpd	20	-	μs

Note: Not 100% tested.

SWITCHING WAVEFORMS



Reset Timings NOT during Internal Routines



Reset Timings during Internal Routines

Figure 9. Reset Timings



AC CHARACTERISTICS

Erase/Program Operation

Parameter	Symbol		7B, 7C		Unit
Parameter	Symbol	Min	Тур	Max	Unit
WE Cycle Time(Note 1)	twc	100	-	-	ns
Address Setup Time(Note 2)	tas	0	-	-	ns
Address Hold Time(Note 2)	tah	50	-	-	ns
Data Setup Time	tos	50	-	-	ns
Data Hold Time	tрн	0	-	-	ns
Read Recovery Time Before Write	tghwl	-	0	-	ns
CE Setup Time	tcs	5	-	-	ns
CE Hold Time	tсн	5	-	-	ns
WE Pulse Width	twp	80	-	-	ns
WE Pulse Width High	twpн	30	-	-	ns
Latency Between Read and Write Operations	tsr/w	0	-	-	ns
Word Programming Operation	tрдм	-	11.5	-	μs
Accelerated Programming Operation	taccpgm	-	7	-	μs
Block Erase Operation (Note 3)	tbers	-	0.7	-	sec
VPP Rise and Fall Time	tvpp	500	-	-	ns
VPP Setup Time (During Accelerated Programming)	tvps	1	-	-	μs
Vcc Setup Time	tvcs	50	-	-	μs

Notes:

- 1. Not 100% tested.
- 2. In write timing, addresses are latched on the falling edge of $\overline{\text{WE}}.$
- 3. Not include the preprogramming time.


FLASH Erase/Program Performance

Paramotor	Parameter		Limits		Unit	Comments		
i arameter		Min.	Тур.	Max.	Onit			
Block Erase Time	32 Kword	-	0.7	14				
BIOCK ETase Time	4 Kword	-	0.6	12	sec	Excludes 00h programming prior to		
Chip Erase Time	-	184	-	Sec	erasure			
Accelerated Chip Erase Time		-	138	-				
Word Programming Time		-	11.5	210				
Accelerated Word Programming Time		-	7	120	μs	Evaludas sustam laval susumand		
Chip Programming Time		-	92	276		Excludes system level overhead		
Accelerated Chip Programming Time		=	56	168	sec			
Erase/Program Endurance (Note 3)		100,000	-	-	Cycles	Minimum 100,000 cycles guaranteed in all Bank		

- 1. 25° C, Vcc = 1.8V, 100,000 cycles, typical pattern.
- 2. System-level overhead is defined as the time required to execute the two or four bus cycle command necessary to program each word. In the preprogramming step of the Internal Erase Routine, all words are programmed to 00H before erasure.
- 3. 100K Program/Erase Cycle in all Bank



Program Operations




- 1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
- 2. "In progress" and "complete" refer to status of program operation.
- 3. A16-A22 are don't care during command sequence unlock cycles.
- 4. Status reads in this figure is asynchronous read, but status read in synchronous mode is also supported.

Figure 10. Program Operation Timing



Erase Operation




- 1. BA is the block address for Block Erase.
- 2. Address bits A16–A22 are don't cares during unlock cycles in the command sequence.
- 3. Status reads in this figure is asynchronous read, but status read in synchronous mode is also supported.


Figure 11. Chlp/Block Erase Operations



Unlock Bypass Program Operations(Accelerated Program)



Unlock Bypass Block Erase Operations




- 1. VPP can be left high for subsequent programming pulses.
- 2. Use setup and hold times from conventional program operations.
- 3. Unlock Bypass Program/Erase commands can be used when the \mbox{Vid} is applied to $\mbox{Vpp}.$

Figure 12. Unlock Bypass Operation Timings




Data Polling Operations



Notes:

1. VA = Valid Address. When the Internal Routine operation is complete, and Data Polling will output true data.

Figure 13. Data Polling Timings (During Internal Routine)



Notes:

1. VA = Valid Address. When the Internal Routine operation is complete, the toggle bits will stop toggling.

Figure 14. Toggle Bit Timings(During Internal Routine)



Read While Write Operations




Figure 15. Read While Write Operation

Note:

Breakpoints in waveforms indicate that system may alternately read array data from the "non-busy bank" and checking the status of the program or erase operation in the "busy" bank.



45

Crossing of First Word Boundary in Burst Read Mode

The additional clock insertion for word boundary is needed *only at the first crossing* of word boundary. This means that no additional clock cycle is needed from 2nd word boundary crossing to the end of continuous burst read. Also, the number of additional clock cycle for the first word boundary can varies from zero to three cycles, and the exact number of additional clock cycle depends on the starting address of burst read.


The rule to determine the additional clock cycle is as follows. All addresses can be divided into 4 groups. The applied rule is "The residue obtained when the address is divided by 4" or "two LSB bits of address". Using this rule, all address can be divided by 4 different groups as shown in below table. For simplicity of terminology, "4N" stands for the address of which the residue is "0"(or the two LSB bits are "00") and "4N+1" for the address of which the residue is "1"(or the two LSB bits are "01"), etc.

The additional clock cycles for first word boundary crossing are zero, one, two or three when the burst read start from "4N" address, "4N+1" address, "4N+2" address or "4N+3" address respectively.

Starting Address vs. Additional Clock Cycles for first word boundary

Srarting Address Group for Burst Read	The Residue of (Address/4)	LSB Bits of Address	Additional Clock Cycles for First Word Boundary Crossing
4N	0	00	0 cycle
4N+1	1	01	1 cycle
4N+2	2	10	2 cycles
4N+3	3	11	3 cycles

Case 1: Start from "4N" address group




- $1.\ Address\ boundry\ occurs\ every\ 16\ words\ beginning\ at\ address\ 00000FH\ ,\ 00001FH\ ,\ 00002FH\ ,\ etc.$
- 2. Address 000000H is also a boundry crossing.
- 3. No additional clock cycles are needed except for 1st boundary crossing.


Figure 16. Crossing of first word boundary in burst read mode.



Case2: Start from "4N+1" address group



Case 3: Start from "4N+2" address group




- $1.\ Address\ boundry\ occurs\ every\ 16\ words\ beginning\ at\ address\ 00000FH\ ,\ 00001FH\ ,\ 00002FH\ ,\ etc.$
- 2. Address 000000H is also a boundry crossing.
- 3. No additional clock cycles are needed except for 1st boundary crossing.

Figure 16. Crossing of first word boundary in burst read mode.



Case4: Start from "4N+3" address group



- 1. Address boundry occurs every 16 words beginning at address 00000FH, 00001FH, 00002FH, etc.
- 2. Address 000000H is also a boundry crossing.
- 3. No additional clock cycles are needed except for 1st boundary crossing.

Figure 16. Crossing of first word boundary in burst read mode.




64Mb(4Mbx16) x 2 Synchronous Burst UtRAM B-die



POWER UP SEQUENCE

- 1. Apply power.
- 2. Maintain stable power(Vcc min.=2.5V) for a minimum 200µs with $\overline{\text{CS}}$ and $\overline{\text{MRS}}$ high.

TIMING WAVEFORM OF POWER UP



(POWER UP)

1. After Vcc reaches Vcc(Min.), wait 200 μ s with $\overline{\text{CS}}$ and $\overline{\text{MRS}}$ high. Then the device gets into the normal operation.



FUNCTIONAL DESCRIPTION for ASYNCHRONOUS MODE(A15=0)

cs	MRS	OE	WE	LB	UB	DQ0~7	DQ8~15	Mode	Power
Н	Н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
Н	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	DPD
L	Н	Н	Н	X ¹⁾	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	Н	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	Н	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	Н	L	L	L	Din	Din	Word Write	Active
L	L	Н	L	X ¹⁾	X ¹⁾	High-Z	High-Z	Mode Register Set	Active

FUNCTIONAL DESCRIPTION for SYNCHRONOUS MODE(A15=1)

cs	MRS	OE	WE	LB	UB	DQ0~7	DQ8~15	CLK	ADV	Mode	Power
Н	Н	X ¹⁾	X ¹⁾	X1)	X1)	High-Z	High-Z	X ²⁾	X ²⁾	Deselected	Standby
Н	L	X ¹⁾	X ¹⁾	X1)	X1)	High-Z	High-Z	X ²⁾	X ²⁾	Deselected	DPD
L	Н	Η	Н	X1)	X1)	High-Z	High-Z	X ²⁾	Н	Output Disabled	Active
L	Н	X ¹⁾	X1)	Н	Н	High-Z	High-Z	X ²⁾	Н	Output Disabled	Active
L	Н	X ¹⁾	Н	X ¹⁾	X ¹⁾	High-Z	High-Z		7	Read Add. Input Load	Active
L	Н	L	Н	L	Н	Dout	High-Z		Н	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout		Н	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout		Н	Word Read	Active
L	Н	Н	L	L	Н	Din	High-Z	X ²⁾	LorL	Lower Byte Write	Active
L	Н	Н	L	Н	L	High-Z	Din	X ²⁾	Lor∟Γ	Upper Byte Write	Active
L	Н	Н	L	L	L	Din	Din	X ²⁾	LoīL	Word Write	Active
L	L	Η	L	X ¹⁾	X ¹⁾	High-Z	High-Z	X ²⁾	L	Mode Register Set	Active

^{1.} X must be low or high state.



X must be low or high state.
 In asynchronous mode, Clock and ADV are ignored.


^{2.} X means "Don't care" (can be low, high or toggling).

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to VDD+0.3V	V
Power supply voltage relative to Vss	VDD	-0.2 to 3.0V	V
Output power supply voltage relative to Vss	VDDQ	-0.2 to 2.5V	V
Power Dissipation	Po	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	-25 to 85	°C

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

STANDBY MODE STATE MACHINES



NOTE: Default mode after power up is Asynchronous mode and DPD enable. But this default mode is not 100% guaranteed so MRS setting sequence is highly recommended after power up or after getting out of DPD mode.

If Synchronous operation is needed, set A15=1. For more detail, please refer to the Mode Register Set(See Page 54). Once the device gets out of DPD mode, all the register settings are initialized into the default mode.

For entry to DPD mode, drive $\overline{\text{MRS}}$ pin into V_{IL} for over $0.5\underline{\text{us}}(\underline{\text{su}})$ spend period) during standby mode after MRS setting has been completed(A4=0). To get out of the DPD mode, drive $\overline{\text{MRS}}$ pin into V_{IH} with wake up sequence(See Page 69).



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Min	Тур	Max	Unit
Power supply voltage	Vcc	2.5	2.6	2.7	V
I/O power supply voltage	Vccq	1.7	1.85	2.0	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	1.5	-	VDDQ+0.22)	٧
Input low voltage	VIL	-0.23)	-	0.4	V

- 1. Ta=-25 to $85^{\circ}C,$ otherwise specified.
- 2. Overshoot: Vcc+1.0V in case of pulse width ≤20ns.
- 3. Undershoot: -1.0V in case of pulse width ≤20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾(f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	16	pF
Input/Output capacitance	Сю	Vio=0V		20	pF

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input leakage current	ILI	VIN=Vss to Vccq	-2	-	2	μΑ
Output leakage current	llo	CS=VIH, MRS=VIH, OE=VIH or WE=VIL, VIO=Vss to VCCQ	-2	-	2	μΑ
Average operating current	ICC2	Cycle time=Min, IIo=0mA, 100% duty, $\overline{\text{CS}}$ =VIL, $\overline{\text{MRS}}$ =VIH, VIN=VIL or VIH	-	-	45	mA
Output low voltage	Vol	IoL=0.1mA	-	-	0.2	V
Output high voltage	Voн	Іон=-0.1mA	1.4	-	-	V
Standby Current(CMOS)	ISB1	CS≥Vccq-0.2V, MRS≥Vccq-0.2V, Other inputs=Vss to Vccq	-	-	350	μΑ
Deep Power Down	ISBD	MRS≤0.2V, CS≥Vccq-0.2V, Other inputs=Vss to Vccq	-	-	50	μΑ



53

DEVICE OPERATION

The device has several modes: Synchronous Burst Read mode, Asynchronous Write mode, Standby mode and Deep Power Down(DPD) mode.

Deep Power Down(DPD) mode is defined through Mode Register Set(MRS) option. Mode Register Set(MRS) option also defines Burst Length, Burst Type and First Access Latency Count at Synchronous Burst Read mode.

To set Mode Register, the system must drive CS, ADV, WE and MRS to VIL and drive OE to VIH during valid address. To get into the Standby mode, the system must drive CS to VIH. To get into the Deep Power Down(DPD) mode, the system must drive CS to CMOS VIH(VCC-0.2V) and MRS to CMOS VIL(0.2V).

Mode Register Set (MRS)

The mode register stores the data for controlling the various operation modes of UtRAM. It programs Deep Power Down(DPD) mode, Burst Length, Burst Type, First Access Latency Count and various vendor specific options to make UtRAM useful for a variety of different applications. The default values of mode register are defined, therefore unless user specifies the specific modes, the device runs at default modes. If user wants to set modes other than default modes, user should write specific mode value on mode register after power up. The mode register is written by driving \overline{CS} , \overline{ADV} , \overline{WE} and \overline{MRS} to \overline{VIL} and driving \overline{OE} to \overline{VIH} during valid address. The mode register is divided into various fields depending on the fields of functions. The Deep Power Down(DPD) field uses A4, Burst Length field uses A6~A7, Burst Type uses A8 and First Access Latency Count uses A9~A11. Refer to the Table below for detailed Mode Register Setting.

Mode Register Setting according to field of function

Address	An~A16	A15	A14~A12	A11~A9	A8	A7~A6	A5	A4
Function	RFU	MS	RFU	Latency	ВТ	BL	RFU	DPD

0

NOTE: RFU(Reserved for Future Use), BT(Burst Type), BL(Burst Length), DPD(Deep Power Down), MS(Mode Select)

Mode Select		First Access Latency Count			Burst Type		Burst Length			
A15	Async./Sync.	A11	A10	A9)	Latency	A8	Туре	A7	A6	Length
0	Async. Mode	0	0	0	Reserved	0	Linear	0	0	4
1	Sync. Mode	0	0	1	3	1	Interleave	0	1	8
		0	1	0	4			1	0	16
		0	1	1	5			1	1	Reserved
		1	0	0	6				•	
		1	0	1	Reserved					

Reserved Reserved

Deep power Down				
A4 DPD				
0	DPD Enable			
1	DPD Disable			

NOTE: Default mode(when user does not write any specific value to the mode register) is Async. mode and DPD enable.

Even though the device used to work in the sync. mode, once the device gets out of DPD mode, all the register settings are initialized into the default mode. But this default mode is not 100% guaranteed so MRS setting sequence is highly recommended after power up or after getting out of DPD mode.



Asynchronous Read Operation

Asynchronous read operation starts when \overline{CS} , \overline{OE} and \overline{UB} or \overline{LB} are driven to VIL under the valid address.(\overline{MRS} and \overline{WE} should be driven to VIH during asynchronous read operation)

Asynchronous Write Operation

Asynchronous write operation starts when $\overline{\text{CS}}$, $\overline{\text{WE}}$ and $\overline{\text{UB}}$ or $\overline{\text{LB}}$ are driven to VIL under the valid address. $\overline{\text{(MRS)}}$ and $\overline{\text{OE}}$ should be driven to VIH during write operation.)

Asynchronous Write Operation in Synchronous Mode

A write operation starts when \overline{CS} , \overline{WE} and \overline{UB} & \overline{LB} are driven to VIL under the valid address. Clock input does not have any affect to the write operation. (MRS and \overline{OE} should be driven to VIH during write operation. \overline{ADV} can be toggling for address latch or can be driven to VIL)

Synchronous Burst Read Operation

The device supports Linear Synchronous Burst Read mode and Interleave Synchronous Burst Read mode.

For the optimized Burst Mode to each system, the system should determine how many clock cycles are desirable for the initial word of each burst access(First Access Latency Count), how many words the device outputs at an access(Burst Length) and which type of burst operation(Burst Type: Linear or Interleave) is desired.(See Table "Mode Register Set")

Clock(CLK)

The clock input is used as the reference for synchronous burst read operation of UtRAM. Synchronous burst read operation is synchronized to the rising edge of the clock. The clock transitions must swing between VIL and VIH.


First Access Latency Count

The First Access Latency Count configuration tells the device how many clocks must elapse from $\overline{\mathsf{ADV}}$ de-assertion(VIH) before the first data word should be driven onto its data pins. This value depends on the input clock frequency. The supported Latency Count is as follows.

Latency Count support: 3, 4, 5, 6

Clock Frequency	Upto 54MHz	Upto 40MHz		
Latency Count	4 , 5, 6	3 , 4, 5, 6		

First Access Latency Configuration



NOTE : Other First Access Latency Configuration settings <u>are reserved.</u>
Only one rising edge of the clock is allowed during ADV low pulse



Burst Sequence

011	Burst Address Sequence									
Start Address	4 word	d Burst	8 word	l Burst	16 word Burst					
	Linear	Interleave	Linear	Interleave	Linear	Interleave				
0	0-1-2-3	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-414-15				
1	1-2-3-0	1-0-3-2	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6	1-2-3-414-15-0	1-0-3-2-515-14				
2	2-3-0-1	2-3-0-1	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5	2-3-414-15-0-1	2-3-0-1-612-13				
3	3-0-1-2	3-2-1-0	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4	3-4-515-0-1-2	3-2-1-0-713-12				
4			4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3	4-5-615-0-1-2-3	4-5-6-7-010-11				
5			5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2	5-615-0-1-2-3-4	5-4-7-6-111-10				
6			6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1	6-715-0-1-2-3-4-5	6-7-4-5-28-9				
7			7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0	7-815-0-15-6	7-6-5-4-39-8				
~					~	~				
14					14-15-0-112-13	14-15-12-13-100-1				
15					15-0-112-13-14	15-14-13-12-111-0				

Burst Stop

Burst stop is used when the system wants to stop burst operation on special purpose. If driving CS to VIH during burst read operation, then burst operation will be stopped. During burst read operation, the new burst operation by ADV can not be issued. The new burst operation can be issued only after the previous burst operation is finished.



AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Test Input/Output Reference)

Input pulse level: 0.2 to Vcco-0.2V Input rising and falling time: 3ns

Input and output reference voltage: 0.5 x Vccq

Output load: CL=50pF

ASYNCHRONOUS AC CHARACTERISTICS (Vcc=2.5~2.7V, Vccq=1.7~2.0V, TA=-25 to 85°C)


Parameter List		Symbol	Sı	Units	
	r diameter List	Symbol	Min	Max	Onits
	Read Cycle Time	trc	85	-	ns
	Address Access Time	taa	-	85	ns
	Chip Select to Output	tco	-	85	ns
	Output Enable to Valid Output	toe	-	40	ns
	UB, LB Access Time	tва	-	40	ns
Async.	Chip Select to Low-Z Output	tLZ	10	-	ns
Read	UB, LB Enable to Low-Z Output	tBLZ	10	-	ns
	Output Enable to Low-Z Output	toLZ	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	25	ns
	UB, LB Disable to High-Z Output	tBHZ	0	25	ns
	Output Disable to High-Z Output	tonz	0	25	ns
	Output Hold	tон	10	-	ns
	Write Cycle Time	twc	85	-	ns
	Chip Select to End of Write	tcw	70	-	ns
	Address Set-up Time to Beginning of Write	tas	0	-	ns
Async.	Address Valid to End of Write	taw	70	-	ns
Write	UB, LB Valid to End of Write	tsw	70	-	ns
	Write Pulse Width	twp	601)	-	ns
	Write Recovery Time	twr	0	-	ns
	Data to Write Time Overlap	tow	35	-	ns
	Data Hold from Write Time	tDH	0	_	ns
	MRS Enable to Register Write Start	tmw	0	500	ns
MRS	Register Write Recovery Time	trwr	5	-	ns
	End of Write to MRS Disable	tw∪	0	-	ns

^{1.} tWP(min)=85ns for continuous write operation over 50 times.




ASYNCHRONOUS READ TIMING WAVEFORM

TIMING WAVEFORM OF ASYNCHRONOUS READ CYCLE(1)(Address Controlled, $\overline{CS} = \overline{OE} = VIL$, $\overline{MRS} = \overline{WE} = VIL$, \overline{UB} or $\overline{LB} = VIL$)



TIMING WAVEFORM OF ASYNCHRONOUS READ CYCLE(2)(MRS=WE=VIH)



(ASYNCHRONOUS READ CYCLE)

- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
- 3. toE(max) is met only when OE becomes enabled after tAA(max).


 4. If invalid address signals shorter than min. tRC are continuously repeated for over 4us, the device needs a normal read timing(tRC) or needs to sustain standby state for min. tRC at least once in every 4us.

 5. In asynchronous mode, Clock and ADV are ignored.




ASYNCHRONOUS WRITE TIMING WAVEFORM

TIMING WAVEFORM OF WRITE CYCLE(1)(MRS=VIH, OE=VIH, WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2)(MRS=VIH, OE=VIH, UB & LB Controlled)



(WRITE CYCLE)

- 1. A <u>write</u> occurs during the overlap(twp) of low \overline{CS} and low \overline{WE} . A <u>write</u> begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high and \overline{WE} goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the CS going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change, twn is applied in case a write ends with $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 5. In asynchronous mode, Clock and ADV are ignored.



AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Test Input/Output Reference)

Input pulse level: 0.2 to Vccq-0.2V Input rising and falling time: 3ns

Input and output reference voltage: 0.5 x Vccq

Output load: CL=50pF

SYNCHRONOUS AC CHARACTERISTICS (Vcc=2.5~2.7V, Vccq=1.7~2.0V, Ta=-25 to 85°C, Maximum Main Clock Frequency=54MHz)


	Parameter List		Sp	Speed		
	Parameter List	Symbol	Min	Max	Units	
	Clock Cycle Time	Т	18.5	200	ns	
	Address Set-up Time to ADV Falling	tAS(R)	0	-	ns	
	Address Hold Time from ADV Rising	tAH(R)	7	-	ns	
	ADV Setup Time	tadvs	7	-	ns	
	ADV Hold Time	tadvh	7	-	ns	
	CS Setup Time to Clock Rising	tcss(R)	7	-	ns	
	CS Low Hold Time from Clock	tcslh	10	-	ns	
Sync. Burst	CS High Pulse Width	tcshp	5	-	ns	
Read	ADV High Pulse Width	tadhp	5	-	ns	
	UB, LB Valid to End of Latency	tBEL	1	-	Clock	
	Output Enable to End of Latency	toel	1	-	Clock	
	UB, LB Valid to Low-Z Output	tBLZ	10	-	ns	
	Output Enable to Low-Z Output	toLZ	5	-	ns	
	Latency Clock Rising Edge to Data Output	tcp	-	12	ns	
	Output Hold	tон	3	-	ns	
	Output High-Z	tHZ	-	10	ns	
	Write Cycle Time	twc ²⁾	85	-	ns	
	Address Set-up Time to ADV Falling	tas(w)	0	-	ns	
	Address Hold Time from ADV Rising	tAH(W)	7	-	ns	
	CS Setup Time to ADV Rising	tcss(w)	10	-	ns	
	Address Set-up Time to Beginning of Write	tas	0	-	ns	
	Write Recovery Time	twr	0	-	ns	
Async.	Burst Read End Clock to Next ADV Falling	tBEWA	3	-	ns	
Write	Chip Select to End of Write	tcw	70	-	ns	
	Address Valid to End of Write	taw	70	-	ns	
	UB, LB Valid to End of Write	tBW	70	-	ns	
	Write Pulse Width	twp	60 ¹⁾	-	ns	
	WE High Pulse Width	twhp	5 ns	Latency-1 clock	-	
	Data to Write Time Overlap	tow	35	-	ns	
	Data Hold from Write Time	tDH	0	-	ns	
	MRS Enable to Register Write Start	tww	0	500	ns	
MRS	Register Write Recovery Time	trwr	5	-	ns	
	End of Write to MRS Disable	twu	0	_	ns	

^{1.} tWP(min)=85ns for continuous write operation over 50 times. 2. In ADDRESS LATCH TYPE WRITE TIMING, two is same as taw.



SYNCHRONOUS BURST READ TIMING WAVEFORM


TIMING WAVEFORM OF BURST READ CYCLE(1) [Latency=5, Burst Length=4](WE=VIH, MRS=VIH)



(SYNCHRONOUS BURST READ CYCLE)

- 1. Only one rising edge of the clock is allowed during $\overline{\mathsf{ADV}}$ low pulse.
- 2. The new burst operation can be issued only after the previous burst operation is finished.

TIMING WAVEFORM OF BURST READ CYCLE(2) [Latency=5, Burst Length=4](WE=VIH, MRS=VIH)




(SYNCHRONOUS BURST READ CYCLE)

1.Only one rising edge of the clock is allowed during ADV low pulse.



BURST STOP TIMING WAVEFORM


TIMING WAVEFORM OF BURST STOP by CS [Latency=5, Burst Length=4](WE=VIH, MRS=VIH)






ASYNCHRONOUS WRITE TIMING WAVEFORM in SYNCHRONOUS MODE

TIMING WAVEFORM OF WRITE CYCLE(Address Latch Type)(MRS=VIH, OE=VIH, WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(Address Latch Type)(MRS=VIH, OE=VIH, UB & LB Controlled)




(ADDRESS LATCH TYPE WRITE CYCLE)

- 1. A write occurs during the overlap(twr) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high and \overline{WE} goes high. The twr is measured from the beginning of write to the end of write.
- 2. taw is measured from the address valid to the end of write. In this address latch type write timing, two is same as taw.
- 3. tcw is measured from the $\overline{\text{CS}}$ going low to the end of write.
- 4. tsw is measured from the $\overline{\text{UB}}$ and $\overline{\text{LB}}$ going low to the end of $\underline{\text{writ}}\text{e}$.
- 5. Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.




ASYNCHRONOUS WRITE TIMING WAVEFORM in SYNCHRONOUS MODE

TIMING WAVEFORM OF WRITE CYCLE(Low ADV Type)(MRS=VIH, OE=VIH, WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(Low ADV Type)(MRS=VIH, OE=VIH, UB & LB Controlled)



(LOW ADV TYPE WRITE CYCLE)


- 1. A <u>write</u> occurs during the overlap(twp) of low $\overline{\text{CS}}$ and low $\overline{\text{WE}}$. A write begins when $\overline{\text{CS}}$ goes low and $\overline{\text{WE}}$ goes low with asserting $\overline{\text{UB}}$ or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when $\overline{\text{CS}}$ goes high and $\overline{\text{WE}}$ goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the CS going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. two is measured from the end of write to the address change. two is applied in case a write ends with CS or WE going high.

 5. Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.



ASYNCHRONOUS WRITE TIMING WAVEFORM in SYNCHRONOUS MODE






(LOW ADV TYPE CONTINUOUS WRITE CYCLE)

- 1. A <u>write</u> occurs during the overlap(twp) of low $\overline{\text{CS}}$ and low $\overline{\text{WE}}$. A <u>write</u> begins when $\overline{\text{CS}}$ goes low and $\overline{\text{WE}}$ goes low with asserting $\overline{\text{UB}}$ or $\overline{\text{LB}}$ $\overline{\text{LB}}$ for single byte operation or simultaneously asserting $\overline{\text{UB}}$ and $\overline{\text{LB}}$ for double byte operation. A write ends at the earliest transition when CS goes high and WE goes high. The twp is measured from the beginning of write to the end of write.
- 2. tow is measured from the CS going low to the end of write.

 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change. twn is applied in case a write ends with $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 5. Clock input does not have any affect to the continuous write operation if twhP is shorter than (Read Latency 1) clock duration.
- 6. tWP(min)=85ns for continuous write operation over 50 times.



SYNCH. BURST READ to ASYNCH. WRITE(Address Latch Type) TIMING WAVEFORM [Latency=5, Burst Length=4](MRS=VIH)



- (SYNCHRONOUS BURST READ CYCLE)

 1. Only one rising edge of the clock is allowed during ADV low pulse.
- 2. The next operation can be issued only after the previous burst operation is finished.


(ADDRESS LATCH TYPE ASYNCHRONOUS WRITE CYCLE - WE controlled)

1. Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.

66



SYNCH. BURST READ to ASYNCH. WRITE(Low ADV Type) TIMING WAVEFORM [Latency=5, Burst Length=4](MRS=VIH)



(SYNCHRONOUS BURST READ CYCLE)


- 1. Only one rising edge of the clock is allowed during $\overline{\text{ADV}}$ low pulse.
- 2. The next operation can be issued only after the previous burst operation is finished.

(LOW ADV TYPE ASYNCHRONOUS WRITE CYCLE - WE controlled)

1. Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.



ASYNCH. WRITE(Address Latch Type) to SYNCH. BURST READ TIMING WAVEFORM [Latency=5, Burst Length=4](MRS=VIH)



(SYNCHRONOUS BURST READ CYCLE)


- 1. Only one rising edge of the clock is allowed during ADV low pulse.
- 2. The next operation can be issued only after the previous burst operation is finished.

(ADDRESS LATCH TYPE ASYNCHRONOUS WRITE CYCLE - WE controlled)

Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.



ASYNCH. WRITE(Low ADV Type) to SYNCH. BURST READ TIMING WAVEFORM [Latency=5, Burst Length=4](MRS=VIH)



(SYNCHRONOUS BURST READ CYCLE)


- 1. Only one rising edge of the clock is allowed during ADV low pulse.
- 2. The next operation can be issued only after the previous burst operation is finished.

(LOW ADV TYPE ASYNCHRONOUS WRITE CYCLE - WE controlled)

Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.



TIMING WAVEFORM OF MRS MODE SETTING $(\overline{OE} = VIH)$




(MRS SETTING TIMING)

1. Clock input does not have any affect to the register write operation.



TIMING WAVEFORM OF DEEP POWER DOWN MODE ENTRY AND EXIT



(DEEP POWER DOWN MODE)

- 1. When MRS pin is driven to low under the standby state, the device gets into the Deep Power Down mode after 0.5µs suspend period.
- 2. In this case, the stanby state is achieved by toggling CS pin high.
 3. To return to normal operation, the device needs Wake Up period.
 4. Wake Up sequence is just the same as Power Up sequence.



PACKAGE DIMENSION

