Document Title

512K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	February 7, 2003	Preliminary
1.0	Finalize	July 3, 2003	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



512K x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

• Process Technology: Full CMOS

• Organization: 512K x16

• Power Supply Voltage: 1.65~1.95V

• Low Data Retention Voltage: 1.0V(Min)

• Three State Outputs

• Package Type: 48-FBGA-6.00x7.00

GENERAL DESCRIPTION


The K6F8016R6C families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Di	ssipation	
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Is _{B1} , Typ.)	Operating (Icc1, Max)	PKG Type
K6F8016R6C-F	Industrial(-40~85°C)	1.65~1.95V	70¹)/85ns	0.5μA ²⁾	2mA	48-FBGA-6.00x7.00

- 1. The parameter is measured with 30pF test load.
- 2. Typical value are measured at Vcc=2.0V, TA=25°C and not 100% tested.


PIN DESCRIPTION



48-FBGA: Top View (Ball Down)

Name	Function	Name	Function
CS ₁ , CS ₂	Chip Select Inputs	Vcc	Power
ŌE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A18	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	DNU	Do Not Use

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)						
Part Name	Function					
K6F8016R6C-FF70 K6F8016R6C-FF85	48-FBGA, 70ns, 1.8V 48-FBGA, 85ns, 1.8V					

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	LB	UB	I/O1~8	I/O9~16	Mode	Power
Н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

^{1.} X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to Vcc+0.3V(Max. 2.5V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 2.5	V
Power Dissipation	Pb	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Та	-40 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions for extended period may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	1.65	1.8	1.95	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	1.4	-	Vcc+0.2 ²⁾	V
Input low voltage	VIL	-0.23)	-	0.4	V

- Note: 1. T_A=-40 to 85°C, otherwise specified.
- 2. Overshoot: Vcc+1.0V in case of pulse width ≤20ns.
- 3. Undershoot: -1.0V in case of pulse width ≤20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE1) (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	Vin=0V	-	8	pF
Input/Output capacitance	Cıo	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ ¹⁾	Max	Unit	
Input leakage current	lu	Vin=Vss to Vcc		-1	-	1	μΑ
Output leakage current	ILO	CS1=VIH, CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to V	-1	-	1	μΑ	
	I IUU I	Cycle time=1µs, 100%duty, Iio=0mA, CS1≤0.2V, CS2≥Vcc-0.2V, ViN≤0.2V or ViN≥VCC-0.2V Cycle time=Min, Iio=0mA, 100% duty, CS1=ViL, 85ns CS2=ViH, LB=ViL or/and UB=ViL, ViN=ViL or ViH 70ns		-	-	2	mA
Average operating current	rent Icc2			-	-	15	mA
				-	-	17	IIIA
Output low voltage	Vol	IoL = 0.1mA		-	-	0.2	V
Output high voltage	Voн	IOH = -0.1mA		1.4	-	-	V
Standby Current(CMOS)	ISB1	Other input =0~Vcc 1) CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or 2) 0V≤CS2≤0.2V(CS2 controlled)		-	0.5	10	μΑ


^{1.} Typical values are measured at Vcc=2.0V, Ta=25°C and not 100% tested.



AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference)

Input pulse level: 0.2 to Vcc-0.2V
Input rising and falling time: 5ns
Input and output reference voltage: 0.9V
Output load(see right): CL=100pF+1TTL
CL=30pF+1TTL



- 1. Including scope and jig capacitance
- 2. $R_1=3070\Omega$, $R_2=3150\Omega$
- 3. VTM =1.8V

AC CHARACTERISTICS(Vcc=1.65~1.95V, Industrial product: TA=-40 to 85°C)

Parameter 134				Spee	d Bins		
	Parameter List	Symbol	70)ns	85	īns	Units
			Min	Max	Min	Max	
	Read Cycle Time	trc	70	-	85	-	ns
	Address Access Time	tAA	-	70	-	85	ns
	Chip Select to Output	tco	-	70	-	85	ns
	Output Enable to Valid Output	toE	-	35	-	40	ns
	UB, LB Access Time	tBA	-	70	-	85	ns
Read	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns
Neau	UB, LB Enable to Low-Z Output	tBLZ	10	-	10	-	ns
	Output Enable to Low-Z Output	toLz	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	25	0	25	ns
	UB, LB Disable to High-Z Output	tвнz	0	25	0	25	ns
	Output Disable to High-Z Output	tonz	0	25	0	25	ns
	Output Hold from Address Change	tон	10	-	10	-	ns
	Write Cycle Time	twc	70	-	85	-	ns
	Chip Select to End of Write	tcw	60	-	70	-	ns
	Address Set-up Time	tas	0	-	0	-	ns
	Address Valid to End of Write	taw	60	-	70	-	ns
	UB, LB Valid to End of Write	tsw	60	-	70	-	ns
Write	Write Pulse Width	twp	50	-	60	-	ns
	Write Recovery Time	twr	0	-	0	-	ns
	Write to Output High-Z	twnz	0	20	0	25	ns
	Data to Write Time Overlap	tow	30	-	35	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Typ ²⁾	Max	Unit
Vcc for data retention	VDR	<u>CS</u> 1≥Vcc-0.2V ¹⁾	1.0	-	1.95	V
Data retention current	IDR	Vcc=1.2V, CS 1≥Vcc-0.2V ¹⁾	-	0.5	6	μΑ
Data retention set-up time	tsdr	See data retention waveform	0	-	-	ns
Recovery time	trdr	Gee data retention wavelonii	tRC	-	-	115

^{1. 1) &}lt;del>CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or


^{2.} Typical value are measured at T_A=25°C and not 100% tested.




^{2) 0≤}CS2≤0.2V(CS2 controlled)

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}1=\overline{OE}=V_{IL}$, $CS2=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.




TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)




TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low $\overline{CS}1$ and low \overline{WE} . A write begins when $\overline{CS}1$ goes low and \overline{WE} goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when $\overline{CS}1$ goes high and \overline{WE} goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the $\overline{\text{CS}}$ 1 going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change, twn is applied in case a write ends with $\overline{CS}1$ or \overline{WE} going high.

DATA RETENTION WAVE FORM









PACKAGE DIMENSION


Unit: millimeters

48 BALL FINE PITCH BGA(0.75mm ball pitch)






Side View



	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
Е	0.80	0.90	1.00
E1	-	0.58	-
E2	0.27	0.32	0.37
Υ	-	-	0.08

Detail A



Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch: $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are ± 0.050 unless specified beside figure.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)

